US20080018661A1 - Managing multi-component data - Google Patents

Managing multi-component data Download PDF

Info

Publication number
US20080018661A1
US20080018661A1 US11/828,891 US82889107A US2008018661A1 US 20080018661 A1 US20080018661 A1 US 20080018661A1 US 82889107 A US82889107 A US 82889107A US 2008018661 A1 US2008018661 A1 US 2008018661A1
Authority
US
United States
Prior art keywords
memory
colorspace
components
bursts
burst
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/828,891
Inventor
Tim Hellman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Original Assignee
Tim Hellman
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tim Hellman filed Critical Tim Hellman
Priority to US11/828,891 priority Critical patent/US20080018661A1/en
Publication of US20080018661A1 publication Critical patent/US20080018661A1/en
Assigned to BROADCOM CORPORATION reassignment BROADCOM CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BROADCOM ADVANCED COMPRESSION GROUP, LLC
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: BROADCOM CORPORATION
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BROADCOM CORPORATION
Assigned to BROADCOM CORPORATION reassignment BROADCOM CORPORATION TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/423Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43Hardware specially adapted for motion estimation or compensation
    • H04N19/433Hardware specially adapted for motion estimation or compensation characterised by techniques for memory access
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/022Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using memory planes

Definitions

  • the invention relates to managing multi-component data.
  • an aspect of the invention relates to storing multiple colorspace components of a pixel image in a single memory segment.
  • Video decoders include a function commonly referred to as “motion compensation.” This function is necessary to allow the decoder to process numerous different video compression standards, including but not necessarily limited to: MPEG-1, MPEG-2, MPEG-4, H.263, H.264, and H.261. More specifically, motion compensation includes a process of copying a two-dimensional block of image data from a previously decoded reference frame to the frame currently being decoded. The location of the reference block relative to the current position in the current frame is specified by “motion vectors” included within the input code stream. Motion compensation allows for a compact specification of the data whenever the video stream is well modeled by translational motion.
  • DRAM dynamic random access memory
  • SDR single data rate
  • DDR double data rate
  • each burst accesses 8 bytes (2 words ⁇ 4 bytes per word).
  • bursts can only access data aligned to burst boundaries, and therefore a burst of N words must be aligned to an address integrally divisible by N.
  • the invention relates to managing multi-component data, e.g., data with multiple colorspace components. Aspects of the invention relate to reducing the number of bursts needed to read multiple colorspace components of a pixel image.
  • invention relates to a method of storing data.
  • Pixel image data is stored in a machine-readable memory.
  • Pixel image data is decomposed into multiple colorspace components, which are then stored in one continuous machine-readable memory segment in a machine-readable memory, where the machine readable memory has one or more burst boundaries.
  • the machine readable memory can be volatile memory such as DRAM or SRAM.
  • the colorspace components are luminance, red difference sample, and blue difference sample.
  • the colorspace components are red color level, green color level, and blue color level.
  • the pixel image data includes a first data byte that is registered at a memory address immediately following a burst boundary.
  • the pixel image data includes a first data byte and subsequent data bytes, and one of the subsequent data bytes is registered at a memory address immediately following a burst boundary.
  • pixel image data is retrieved from a machine-readable memory.
  • Pixel image data is retrieved from a machine readable memory device having one or more burst boundaries.
  • the pixel image data comprises multiple colorspace components and was previously stored in the machine readable memory device in one continuous memory segment.
  • FIG. 1 illustrates storing different colorspace components in different memory segments.
  • FIG. 2 illustrates storing different colorspace components in different memory segments.
  • FIG. 3 illustrates storing different colorspace components in one memory segment in accordance with the invention.
  • FIG. 4 illustrates storing different colorspace components in one memory segment in accordance with the invention.
  • Image pixel data can be comprised of multiple components.
  • YUV colorspace is comprised of three components, luminance, which represents the brightness level and is abbreviated as Y, the Red Difference sample abbreviated as U, and the Blue Difference sample abbreviated as V.
  • Previous methods for storing the values for YUV colorspace stored each component in a separate memory space.
  • FIG. 1 illustrates an example embodiment in which multi-component pixel image data is stored in multiple memory segments.
  • Three memory segments, 105 a, 105 b, and 105 c are allocated to store the image pixel data 110 .
  • One component of the data 110 is allocated to each memory segment—the Y component is allocated to segment 1 105 a, the U component is allocated to segment 2 105 b, and the V component is allocated to segment 3 , 105 c.
  • the memory segments are constrained by burst boundaries 115 defining the bytes of data read during each clock cycle.
  • each component (the Y 0 , U 0 and V 0 components) is stored in such a manner that they are registered at the first memory address following a burst boundary, the number of bursts needed to read the entire data set is 3—one burst for each segment.
  • the efficiency of accessing data in this manner is 100%—i.e., 24 total bytes are needed and 24 bytes are read.
  • FIG. 2 illustrates an example embodiment in which the first byte of each component (the Y 0 , U 0 and V 0 components) are stored at a memory address other than the first memory address following a burst boundary.
  • the read efficiency is reduced to 50%—6 bursts of 8 bytes each (48) to retrieve 24 bytes of desired data.
  • the worst case efficiency must be accounted for, and therefore the speed at which the data can be read from memory is compromised.
  • FIG. 3 illustrates one possible embodiment of the invention, where the multiple YUV components of pixel image data are stored in one continuous memory segment.
  • the entire set of pixel components 110 is stored in one memory segment 105 a.
  • the memory segment 105 a has four burst boundaries 115 .
  • Each burst boundary 115 defines a set of memory addresses that are read for each burst.
  • the first byte of data (Y 0 ) is registered at the first data address following a burst boundary, three bursts are needed to read the 24 bytes of data 110 .
  • This alignment produces a 100% read efficiency, because 24 bytes of data are read to retrieve the 24 desired bytes.
  • the worst case efficiency is increased.
  • the first byte of data (Y 0 ) is stored at a memory address other than one immediately following a burst boundary. Therefore, to read all 24 bytes of data 110 , four bursts are needed, resulting in a read efficiency of 75% (8 bytes per burst multiplied by 4 bursts equals 32 bytes read to retrieve 24 desired bytes of data). This represents a 50% increase (75% compared to 50%) in read efficiency over the previous methods described above.
  • the Y component luminance
  • U and V color samples
  • the Y component luminance
  • V luminance
  • the read efficiency is 67% (3 bursts of 8 bytes each to retrieve 16 desired bytes of data). This represents a 34% increase (67% compared to 50%) in read efficiency over the previous methods described above.
  • the data processing devices may implement the functionality of the present invention in hardware, using, for example, a computer chip.
  • the data processing device may receive signals in analog or digital form.
  • the data processing device may implement the functionality of the present invention as software on a general purpose computer, video display device, or other electronic device.
  • the program may be written in any one of a number of programming languages, such as FORTRAN, PASCAL, C, C++, C#, Tcl, or BASIC. Further, the program can be written in a script, macro, or functionality embedded in commercially available software, such as EXCEL or VISUAL BASIC.
  • the software could be implemented in an assembly language directed to a microprocessor resident on a video display device, computer or other electronic device.
  • the software can be implemented in Intel 80 ⁇ 86 assembly language if it is configured to run on an IBM PC or PC clone.
  • the software may be embedded on an article of manufacture including, but not limited to, “machine-readable program means” such as a floppy disk, a hard disk, an optical disk, a magnetic tape, a PROM, an EPROM, ROM, or CD-ROM.

Abstract

Multi-component data is managed. Pixel image data is stored in a machine readable memory device. The pixel image data is decomposed into multiple colorspace components. The multiple colorspace components are stored in one continuous machine-readable memory segment of a machine-readable memory. The machine-readable memory has one or more burst boundaries.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • The present application claims the benefit of and priority to U.S. provisional application Ser. No. 60/431,407, filed Dec. 6, 2002, entitled “Method For Improving Memory Read Efficiency and Arithmetic Coding Speed,” the entire disclosure of which is herein incorporated by reference.
  • TECHNICAL FIELD
  • The invention relates to managing multi-component data. In particular, an aspect of the invention relates to storing multiple colorspace components of a pixel image in a single memory segment.
  • BACKGROUND OF THE INVENTION
  • Video decoders include a function commonly referred to as “motion compensation.” This function is necessary to allow the decoder to process numerous different video compression standards, including but not necessarily limited to: MPEG-1, MPEG-2, MPEG-4, H.263, H.264, and H.261. More specifically, motion compensation includes a process of copying a two-dimensional block of image data from a previously decoded reference frame to the frame currently being decoded. The location of the reference block relative to the current position in the current frame is specified by “motion vectors” included within the input code stream. Motion compensation allows for a compact specification of the data whenever the video stream is well modeled by translational motion.
  • Typically, reference frames that are used for motion compensation are stored in a relatively large memory (typically DRAM). To improve general performance, DRAMs are generally accessed in bursts of data (usually 2, 4, 8, or 16 data words in a burst). Accesses within a single burst are highly efficient (1 word per clock cycle with single data rate (SDR) DRAM, 2 words per clock cycle with double data rate (DDR) DRAM).
  • In cases where the memory data interface is 32 bits wide (word size of 4 bytes) and the burst size is 2 words, then each burst accesses 8 bytes (2 words×4 bytes per word). However, bursts can only access data aligned to burst boundaries, and therefore a burst of N words must be aligned to an address integrally divisible by N.
  • Furthermore, additional memory read inefficiencies are introduced when each pixel contains multiple components of an image and, as in motion compensation, it is necessary to retrieve the data for all of the image components to use the data. This further increases the number of bursts necessary to read a particular set of data.
  • SUMMARY OF THE INVENTION
  • In general, the invention relates to managing multi-component data, e.g., data with multiple colorspace components. Aspects of the invention relate to reducing the number of bursts needed to read multiple colorspace components of a pixel image.
  • In at least one aspect, invention relates to a method of storing data. Pixel image data is stored in a machine-readable memory. Pixel image data is decomposed into multiple colorspace components, which are then stored in one continuous machine-readable memory segment in a machine-readable memory, where the machine readable memory has one or more burst boundaries.
  • The machine readable memory can be volatile memory such as DRAM or SRAM. In one embodiment, the colorspace components are luminance, red difference sample, and blue difference sample. In another embodiment, the colorspace components are red color level, green color level, and blue color level. In yet another embodiment, the pixel image data includes a first data byte that is registered at a memory address immediately following a burst boundary. In another embodiment, the pixel image data includes a first data byte and subsequent data bytes, and one of the subsequent data bytes is registered at a memory address immediately following a burst boundary.
  • In at least one aspect of the invention, pixel image data is retrieved from a machine-readable memory. Pixel image data is retrieved from a machine readable memory device having one or more burst boundaries. The pixel image data comprises multiple colorspace components and was previously stored in the machine readable memory device in one continuous memory segment.
  • While particularly useful in the field of encoded video data, these methods are not limited to that specific application, and can be used in similar applications where video data is stored in and read from memory devices.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • In the drawings, like reference characters generally refer to the same elements throughout the different views. In addition, the drawings are not necessarily to scale, emphasis instead generally being placed upon illustrating the principles of the invention.
  • FIG. 1 illustrates storing different colorspace components in different memory segments.
  • FIG. 2 illustrates storing different colorspace components in different memory segments.
  • FIG. 3 illustrates storing different colorspace components in one memory segment in accordance with the invention.
  • FIG. 4 illustrates storing different colorspace components in one memory segment in accordance with the invention.
  • DETAILED DESCRIPTION
  • Image pixel data can be comprised of multiple components. For example, YUV colorspace is comprised of three components, luminance, which represents the brightness level and is abbreviated as Y, the Red Difference sample abbreviated as U, and the Blue Difference sample abbreviated as V. Previous methods for storing the values for YUV colorspace stored each component in a separate memory space.
  • FIG. 1 illustrates an example embodiment in which multi-component pixel image data is stored in multiple memory segments. Three memory segments, 105 a, 105 b, and 105 c are allocated to store the image pixel data 110. One component of the data 110 is allocated to each memory segment—the Y component is allocated to segment 1 105 a, the U component is allocated to segment 2 105 b, and the V component is allocated to segment 3, 105 c. Furthermore, the memory segments are constrained by burst boundaries 115 defining the bytes of data read during each clock cycle.
  • Where each component (the Y0, U0 and V0 components) is stored in such a manner that they are registered at the first memory address following a burst boundary, the number of bursts needed to read the entire data set is 3—one burst for each segment. The efficiency of accessing data in this manner is 100%—i.e., 24 total bytes are needed and 24 bytes are read.
  • FIG. 2, however, illustrates an example embodiment in which the first byte of each component (the Y0, U0 and V0 components) are stored at a memory address other than the first memory address following a burst boundary. In such cases, the read efficiency is reduced to 50%—6 bursts of 8 bytes each (48) to retrieve 24 bytes of desired data. When designing systems to that access image pixel data, the worst case efficiency must be accounted for, and therefore the speed at which the data can be read from memory is compromised.
  • FIG. 3 illustrates one possible embodiment of the invention, where the multiple YUV components of pixel image data are stored in one continuous memory segment. The entire set of pixel components 110 is stored in one memory segment 105 a. Furthermore, the memory segment 105 a has four burst boundaries 115. Each burst boundary 115 defines a set of memory addresses that are read for each burst. Where the first byte of data (Y0) is registered at the first data address following a burst boundary, three bursts are needed to read the 24 bytes of data 110. This alignment produces a 100% read efficiency, because 24 bytes of data are read to retrieve the 24 desired bytes.
  • When the three pixel components 110 are stored in one memory segment 105 a, the worst case efficiency is increased. Referring to FIG. 4, the first byte of data (Y0) is stored at a memory address other than one immediately following a burst boundary. Therefore, to read all 24 bytes of data 110, four bursts are needed, resulting in a read efficiency of 75% (8 bytes per burst multiplied by 4 bursts equals 32 bytes read to retrieve 24 desired bytes of data). This represents a 50% increase (75% compared to 50%) in read efficiency over the previous methods described above.
  • In some embodiments using the YUV colorspace components, the Y component (luminance) is sampled twice as often as the color samples, U and V, such that every 2 pixels share the same color values. Referring to FIG. 5, 16 bytes of data 110 are stored in one memory segment 105 a. Furthermore, and illustrating the 2:1 luminance to color sampling rate, two Y components are stored for each set of two color components—i.e. the U0 and V0 color components are used for both the Y0 and Y1 luminance component. In this instance, the read efficiency is 67% (3 bursts of 8 bytes each to retrieve 16 desired bytes of data). This represents a 34% increase (67% compared to 50%) in read efficiency over the previous methods described above.
  • The methods described above may be implemented using one or more data processing devices. In some embodiments, the data processing devices may implement the functionality of the present invention in hardware, using, for example, a computer chip. The data processing device may receive signals in analog or digital form. In other embodiments, the data processing device may implement the functionality of the present invention as software on a general purpose computer, video display device, or other electronic device. In such an embodiment, the program may be written in any one of a number of programming languages, such as FORTRAN, PASCAL, C, C++, C#, Tcl, or BASIC. Further, the program can be written in a script, macro, or functionality embedded in commercially available software, such as EXCEL or VISUAL BASIC.
  • Additionally, the software could be implemented in an assembly language directed to a microprocessor resident on a video display device, computer or other electronic device. For example, the software can be implemented in Intel 80×86 assembly language if it is configured to run on an IBM PC or PC clone. The software may be embedded on an article of manufacture including, but not limited to, “machine-readable program means” such as a floppy disk, a hard disk, an optical disk, a magnetic tape, a PROM, an EPROM, ROM, or CD-ROM.
  • Variations, modifications, and other implementations of what is described herein will occur to those of ordinary skill in the art without departing from the spirit and the scope of the invention as claimed. Accordingly, the invention is to be defined not by the preceding illustrative description but instead by the spirit and scope of the following claims.

Claims (21)

1-24. (canceled)
25. A processing device for managing pixel image data in a plurality of memory bursts, the processing device comprising:
a first circuit for retrieving and storing the pixel image data comprising a plurality of colorspace components, wherein each colorspace component is one of three different types, and wherein one type of colorspace component is stored in each memory burst; and
a second circuit for copying the plurality of colorspace components from the memory bursts.
26. The processing device of claim 25, wherein the plurality of memory bursts are in volatile memory.
27. The processing device of claim 26, wherein the volatile memory comprises dynamic random access memory.
28. The processing device of claim 26, wherein the volatile memory comprises static random access memory.
29. The processing device of claim 25, wherein the colorspace components comprise luminance, red difference sample, and blue difference sample.
30. The processing device of claim 25, wherein the colorspace components comprise a red color level, a green color level, and a blue color level.
31. The processing device of claim 25, wherein the pixel image data comprises a first data byte, the first data byte being registered at a memory address immediately following a boundary of a memory burst in the plurality of memory bursts.
32. The processing device of claim 25, wherein the pixel image data comprises a first data byte and subsequent data bytes, one of the subsequent data bytes being registered at a memory address immediately following a boundary of a memory burst in the plurality of memory bursts.
33. A video processor comprising:
an input circuit for receiving a plurality of colorspace components, wherein each colorspace component is one of three different types;
a memory for storing the plurality of colorspace components in one continuous segment, wherein the memory comprises a plurality of bursts and one or more burst boundaries, and wherein one type of colorspace component is stored in each burst; and
an output circuit for transferring the plurality of colorspace components from the memory.
34. The video processor of claim 33, wherein the memory comprises volatile memory.
35. The video processor of claim 34, wherein the volatile memory comprises dynamic random access memory.
36. The video processor of claim 34, wherein the volatile memory comprises static random access memory.
37. The video processor of claim 33, wherein the colorspace components comprise luminance, red difference sample, and blue difference sample.
38. The video processor of claim 33, wherein the colorspace components comprise a red color level, a green color level, and a blue color level.
39. A video processing system comprising:
a microprocessor for controlling the reception of a plurality of colorspace components, each colorspace component in the plurality of colorspace components is one of three different types; and
a memory for storing the plurality of colorspace components in one continuous segment, the memory comprises a plurality of bursts and one or more burst boundaries, each burst in the plurality of bursts stores one type of colorspace component, wherein the microprocessor controls the transfer of the plurality of colorspace components from the memory.
40. The video processing system of claim 39, wherein the memory comprises volatile memory.
41. The video processing system of claim 40, wherein the volatile memory comprises dynamic random access memory.
42. The video processing system of claim 40, wherein the volatile memory comprises static random access memory.
43. The video processing system of claim 39, wherein the colorspace components comprise luminance, red difference sample, and blue difference sample.
44. The video processing system of claim 39, wherein the colorspace components comprise a red color level, a green color level, and a blue color level.
US11/828,891 2002-12-06 2007-07-26 Managing multi-component data Abandoned US20080018661A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/828,891 US20080018661A1 (en) 2002-12-06 2007-07-26 Managing multi-component data

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US43140702P 2002-12-06 2002-12-06
US10/729,275 US7277100B2 (en) 2002-12-06 2003-12-05 Managing multi-component data
US11/828,891 US20080018661A1 (en) 2002-12-06 2007-07-26 Managing multi-component data

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/729,275 Continuation US7277100B2 (en) 2002-12-06 2003-12-05 Managing multi-component data

Publications (1)

Publication Number Publication Date
US20080018661A1 true US20080018661A1 (en) 2008-01-24

Family

ID=32511563

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/729,275 Expired - Lifetime US7277100B2 (en) 2002-12-06 2003-12-05 Managing multi-component data
US11/828,891 Abandoned US20080018661A1 (en) 2002-12-06 2007-07-26 Managing multi-component data

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/729,275 Expired - Lifetime US7277100B2 (en) 2002-12-06 2003-12-05 Managing multi-component data

Country Status (1)

Country Link
US (2) US7277100B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080027422A (en) * 2006-09-22 2008-03-27 삼성전자주식회사 Display system with plural display, display apparatus and display method thereof
KR101546022B1 (en) * 2008-12-09 2015-08-20 삼성전자주식회사 Apparatus and method for data management
US8732384B1 (en) 2009-08-04 2014-05-20 Csr Technology Inc. Method and apparatus for memory access
CN103093485B (en) * 2013-01-28 2015-09-02 广东威创视讯科技股份有限公司 Full view video cylindrical surface image storage method and system

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020196260A1 (en) * 2001-06-11 2002-12-26 Candler Frederick Christopher Method and system for processing two-dimensional image data
US20030095126A1 (en) * 2001-11-20 2003-05-22 Koninklijke Philips Electronics N.V. Color burst queue for a shared memory controller in a color sequential display system
US6621488B1 (en) * 1999-08-26 2003-09-16 Seiko Epson Corporation Image display device and modulation panel therefor
US20040221071A1 (en) * 1998-10-14 2004-11-04 David Baker Integrated multimedia system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6028612A (en) * 1997-11-18 2000-02-22 Stmicroelectronics, Inc. Picture memory mapping to minimize memory bandwidth in compression and decompression of data sequences
US6104416A (en) * 1997-11-18 2000-08-15 Stmicroelectronics, Inc. Tiling in picture memory mapping to minimize memory bandwidth in compression and decompression of data sequences
US6205181B1 (en) * 1998-03-10 2001-03-20 Chips & Technologies, Llc Interleaved strip data storage system for video processing
US7190413B2 (en) * 2002-11-27 2007-03-13 Lsi Logic Corporation Memory video data storage structure optimized for small 2-D data transfer

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040221071A1 (en) * 1998-10-14 2004-11-04 David Baker Integrated multimedia system
US6621488B1 (en) * 1999-08-26 2003-09-16 Seiko Epson Corporation Image display device and modulation panel therefor
US20020196260A1 (en) * 2001-06-11 2002-12-26 Candler Frederick Christopher Method and system for processing two-dimensional image data
US20030095126A1 (en) * 2001-11-20 2003-05-22 Koninklijke Philips Electronics N.V. Color burst queue for a shared memory controller in a color sequential display system

Also Published As

Publication number Publication date
US20040113920A1 (en) 2004-06-17
US7277100B2 (en) 2007-10-02

Similar Documents

Publication Publication Date Title
US8140818B2 (en) Method and system for scalable video data width
US8212828B2 (en) Hybrid multiple bit-depth video processing architecture
US5467413A (en) Method and apparatus for vector quantization for real-time playback on low cost personal computers
US6104416A (en) Tiling in picture memory mapping to minimize memory bandwidth in compression and decompression of data sequences
US20070285439A1 (en) Blending multiple display layers
US7536487B1 (en) Low power memory hierarchy for high performance video processor
US8731051B1 (en) Forward and inverse quantization of data for video compression
US20070257926A1 (en) Hierarchical tiling of data for efficient data access in high performance video applications
US5960464A (en) Memory sharing architecture for a decoding in a computer system
US20140086309A1 (en) Method and device for encoding and decoding an image
KR19980018215A (en) Video data processing method and device
US6028612A (en) Picture memory mapping to minimize memory bandwidth in compression and decompression of data sequences
US8666160B2 (en) Method and apparatus for DRAM 2D video word formatting
US20140219361A1 (en) Image data encoding for access by raster and by macroblock
US20080018661A1 (en) Managing multi-component data
US20090158379A1 (en) Low-Latency Multichannel Video Port Aggregator
US6707853B1 (en) Interface for performing motion compensation
US8837585B2 (en) Tertiary content addressable memory based motion estimator
CN111355962A (en) Video decoding caching method suitable for multiple reference frames, computer device and computer readable storage medium
US7583732B2 (en) Managing bursts of data
US9544586B2 (en) Reducing motion compensation memory bandwidth through memory utilization
TWI513282B (en) Cache managing device and motion picture system and method utilizing the same
US10085016B1 (en) Video prediction cache indexing systems and methods
US7340101B2 (en) Device and method for compressing and decompressing data for graphics display
KR20030057690A (en) Apparatus for video decoding

Legal Events

Date Code Title Description
AS Assignment

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM ADVANCED COMPRESSION GROUP, LLC;REEL/FRAME:022299/0916

Effective date: 20090212

Owner name: BROADCOM CORPORATION,CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM ADVANCED COMPRESSION GROUP, LLC;REEL/FRAME:022299/0916

Effective date: 20090212

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001

Effective date: 20160201

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001

Effective date: 20160201

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001

Effective date: 20170120

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001

Effective date: 20170120

AS Assignment

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001

Effective date: 20170119