US20080047118A1 - Vertical parallel plate capacitor using spacer shaped electrodes and method for fabrication thereof - Google Patents
Vertical parallel plate capacitor using spacer shaped electrodes and method for fabrication thereof Download PDFInfo
- Publication number
- US20080047118A1 US20080047118A1 US11/924,807 US92480707A US2008047118A1 US 20080047118 A1 US20080047118 A1 US 20080047118A1 US 92480707 A US92480707 A US 92480707A US 2008047118 A1 US2008047118 A1 US 2008047118A1
- Authority
- US
- United States
- Prior art keywords
- pair
- aperture
- capacitor
- dielectric layer
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 172
- 238000000034 method Methods 0.000 title claims description 85
- 238000004519 manufacturing process Methods 0.000 title description 9
- 125000006850 spacer group Chemical group 0.000 title description 5
- 239000004020 conductor Substances 0.000 claims abstract description 62
- 239000000758 substrate Substances 0.000 claims abstract description 37
- 239000000463 material Substances 0.000 claims description 95
- 229920002120 photoresistant polymer Polymers 0.000 claims description 37
- 238000005530 etching Methods 0.000 claims description 15
- 239000010410 layer Substances 0.000 description 212
- 238000010586 diagram Methods 0.000 description 24
- 238000004377 microelectronic Methods 0.000 description 23
- 239000003989 dielectric material Substances 0.000 description 21
- 239000004065 semiconductor Substances 0.000 description 14
- 230000004888 barrier function Effects 0.000 description 7
- 239000000203 mixture Substances 0.000 description 7
- 150000004767 nitrides Chemical class 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 239000000126 substance Substances 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 238000005240 physical vapour deposition Methods 0.000 description 5
- 239000000919 ceramic Substances 0.000 description 4
- 230000000750 progressive effect Effects 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 description 3
- 238000001704 evaporation Methods 0.000 description 3
- 239000007789 gas Substances 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 229910010271 silicon carbide Inorganic materials 0.000 description 3
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 229910052731 fluorine Inorganic materials 0.000 description 2
- 239000011737 fluorine Substances 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 229920000620 organic polymer Polymers 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- -1 silicon nitrides Chemical class 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229910001096 P alloy Inorganic materials 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- FEBFYWHXKVOHDI-UHFFFAOYSA-N [Co].[P][W] Chemical compound [Co].[P][W] FEBFYWHXKVOHDI-UHFFFAOYSA-N 0.000 description 1
- WOIHABYNKOEWFG-UHFFFAOYSA-N [Sr].[Ba] Chemical compound [Sr].[Ba] WOIHABYNKOEWFG-UHFFFAOYSA-N 0.000 description 1
- 239000004964 aerogel Substances 0.000 description 1
- AZDRQVAHHNSJOQ-UHFFFAOYSA-N alumane Chemical group [AlH3] AZDRQVAHHNSJOQ-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 150000001721 carbon Chemical class 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 239000012792 core layer Substances 0.000 description 1
- 239000011162 core material Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical class [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 239000000017 hydrogel Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical class [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- SOQBVABWOPYFQZ-UHFFFAOYSA-N oxygen(2-);titanium(4+) Chemical class [O-2].[O-2].[Ti+4] SOQBVABWOPYFQZ-UHFFFAOYSA-N 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910001925 ruthenium oxide Inorganic materials 0.000 description 1
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 150000004760 silicates Chemical class 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- HWEYZGSCHQNNEH-UHFFFAOYSA-N silicon tantalum Chemical compound [Si].[Ta] HWEYZGSCHQNNEH-UHFFFAOYSA-N 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/33—Thin- or thick-film capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/002—Details
- H01G4/228—Terminals
- H01G4/236—Terminals leading through the housing, i.e. lead-through
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/43—Electric condenser making
- Y10T29/435—Solid dielectric type
Definitions
- the invention relates generally to microelectronic capacitor structures and methods of fabricating the same. More particularly, the invention relates to enhanced performance microelectronic capacitor structures and methods for fabricating the same.
- Capacitors find many uses within microelectronic circuits. For example, capacitors may be used as charge storage devices within digital semiconductor memory circuits. Alternatively, capacitors may be used as signal processing devices within analog semiconductor circuits, or they may also be used as decoupling devices within ceramic substrate circuits. Capacitors within microelectronic circuits may also comprise any of several form factors. Common form factors include stacked container capacitors, crown shaped capacitors and planar capacitors.
- a particularly simple capacitor structure is a parallel plate capacitor.
- Parallel plate capacitors may be constructed with parallel plates that are either horizontal or vertical with respect to a surface of a substrate.
- Vertical parallel plate capacitors have an advantage over horizontal parallel plate capacitors insofar as processing for vertical parallel plate capacitors is often simpler.
- horizontal parallel plate capacitors often have a superior capacitance density and a higher quality factor (i.e., a ratio of energy stored to energy dissipated) in comparison with vertical parallel plate capacitors.
- Non-limiting examples include: (1) Kendall et al., in U.S. Pat. No. 4,017,885 (a capacitor that uses a directionally specifically etched semiconductor substrate as a plate layer); (2) Marty et al., in U.S. Pat. No. 6,136,640 (a metal-insulator-metal (MIM) capacitor within an integrated circuit); (3) Perng et al., in U.S. Pat. No. 6,365,452 (a vertical sidewall capacitor used in a DRAM cell); (4) Tu et al., in U.S. Pat. No. 6,528,366 (a vertical capacitor used in a DRAM cell); and (5) Kim et al., in U.S. Pat. No. 6,885,544 (a capacitor intended for use within a circuit board).
- MIM metal-insulator-metal
- Microelectronic structure dimensions are certain to continue to decrease. As a result thereof, a need exists for forming microelectronic capacitor structures with enhanced performance, including an enhanced capacitance density and an enhanced quality factor, at decreased capacitor dimensions.
- the invention provides capacitor structures and methods for fabricating the capacitor structures.
- the capacitor structures and the methods use a pair of spacer shaped capacitor plate electrodes located and formed covering opposite sidewalls of an aperture located within a dielectric layer, but not filling the aperture.
- the pair of capacitor plates also contacts a pair of conductor interconnection layers that is embedded in the dielectric layer and terminates at the aperture.
- a capacitor dielectric layer fills the aperture.
- the capacitor structures and methods of the instant invention provide that the pair of spacer shaped capacitor plate electrodes may comprise conductor materials different from conductor materials from which are comprised the pair of conductor interconnection layers.
- the inventive capacitor structures and methods also provide that the dielectric layer having the aperture located therein may, in comparison with the capacitor dielectric layer, also comprise different dielectric materials. Due to the foregoing differences of dielectric materials and conductor materials for the active capacitor structure (i.e., capacitor plates and capacitor dielectric layer) and the surrounding interconnection and dielectric isolation structure, a capacitor structure in accordance with the invention may possess an enhanced capacitance density and an enhanced quality factor.
- a capacitor structure in accordance with the invention may have: (1) a capacitance density increase from about 50 to about 400 percent; and (2) a quality factor increase from about 10 to about 50 percent, in comparison with an otherwise identical capacitor structure that does not provide for differences between: (1) dielectric materials and conductor materials for an active capacitor structure; in comparison with (2) dielectric materials and conductor materials for a surrounding interconnection and dielectric isolation structure.
- the capacitor structure includes a dielectric layer located over a substrate.
- the dielectric layer has at least one aperture located therein.
- the capacitor structure in this embodiment of the present invention also includes a pair of conductor interconnection layers embedded within the dielectric layer.
- the pair of conductor interconnection layers terminates at a pair of opposite sidewalls of the aperture.
- the capacitor structure of this embodiment also includes a pair of capacitor plates located upon the pair of opposite sidewalls of the aperture and contacting the pair of conductor interconnection layers. The pair of capacitor plates does not fill the aperture.
- the capacitor structure of this embodiment of the present invention also includes a capacitor dielectric layer located interposed between the pair of capacitor plates and filling the aperture.
- a second capacitor structure which includes a dielectric layer located over a substrate.
- the dielectric layer has at least one aperture located therein.
- the aperture has a first pair of opposite sidewalls that is at least substantially vertical and a second pair of opposite sidewalls that is interposed between the first pair of opposite sidewalls.
- the second pair of opposite sidewalls is at least substantially sloped.
- the capacitor structure of this particular embodiment also includes a pair of conductor interconnection layers embedded within the dielectric layer.
- the pair of conductor interconnection layers terminates at the first pair of opposite sidewalls of the aperture.
- the capacitor structure also includes a pair of capacitor plates located upon the first pair of opposite sidewalls of the aperture and contacting the pair of conductor interconnection layers. The pair of capacitor plates does not fill the aperture.
- the capacitor structure of this embodiment also comprises a capacitor dielectric layer located interposed between the pair of capacitor plates and filling the aperture.
- One method in accordance with the invention includes forming an aperture (e.g., at least one) within a dielectric layer located over a substrate, so that a pair of conductor interconnection layers embedded within the dielectric layer terminates at a pair of opposite sidewalls of the aperture.
- This particular method of the present invention also includes forming a pair of capacitor plates upon the pair of opposite sidewalls of the aperture and contacting the pair of conductor interconnection layers. The pair of capacitor plates does not fill the aperture.
- This method further includes forming a capacitor dielectric layer located interposed between the pair of capacitor plates and filling the aperture.
- an aperture is first formed within a dielectric layer located over a substrate.
- the aperture has a first pair of opposite sidewalls that is at least substantially vertical and a second pair of opposite sidewalls that is at least substantially sloped and that also separates the first pair of opposite sidewalls.
- a pair of conductor interconnection layers embedded within the dielectric layer terminates at the first pair of opposite sidewalls.
- This particular method also includes forming a pair of capacitor plates located upon the first pair of opposite sidewalls of the aperture and contacting the pair of conductor interconnection layers. The pair of capacitor plates does not fill the aperture.
- This method further includes forming a capacitor dielectric layer located interposed between the pair of capacitor plates and filling the aperture.
- a “substantially vertical” aperture sidewall is intended as having a sidewall angle from about 85 to about 90 degrees with respect to a substrate, while a “substantially sloped” aperture sidewall is intended as having a sidewall angle from about 45 to about 85 degrees with respect to a substrate.
- FIG. 1 to FIG. 11 show a series of schematic cross-sectional and plan-view diagrams illustrating the results of progressive stages in fabricating a capacitor structure in accordance with a first embodiment of the invention.
- FIG. 12 to FIG. 17 show a series of schematic cross-sectional and plan-view diagrams illustrating the results of progressive stages in fabricating a capacitor structure in accordance with a second embodiment of the invention.
- FIG. 1 to FIG. 11 show a series of schematic cross-sectional and plan-view diagrams illustrating the results of progressive stages in fabricating a capacitor structure in accordance with a first embodiment of the invention.
- FIG. 1 shows a schematic cross-sectional diagram of the capacitor structure at an early stage in its fabrication in accordance with the first embodiment.
- FIG. 1 shows a substrate 10 having a first dielectric layer 12 located thereupon.
- An etch stop layer 14 is located upon the first dielectric layer 12 .
- a second dielectric layer 16 is located upon the etch stop layer 14 .
- the initial structure shown in FIG. 1 also includes a pair of conductor interconnection layers 18 embedded within the second dielectric layer 16 .
- a capping layer 20 is located upon and covering exposed portions of the conductor interconnection layers 18 and the second dielectric layer 16 .
- Each of the foregoing layers may comprise materials, have dimensions and be formed using methods that are conventional in the microelectronic fabrication art.
- the substrate 10 may comprise any of several substrate materials, including but not limited to: semiconductor substrate materials and ceramic substrate materials.
- semiconductor substrate materials include silicon, germanium, silicon-germanium alloy, silicon carbide and silicon-germanium carbide alloy semiconductor materials.
- compound semiconductor materials of which gallium arsenide, indium arsenide and indium phosphide are non-limiting examples.
- ceramic substrate materials include silica, alumina, titania and zirconia ceramic substrate materials, as well as composites thereof and laminates thereof.
- the substrate 10 has a thickness from about 1 to about 3 mils.
- the substrate 10 may comprise a bulk semiconductor substrate, or in the alternative the substrate 10 may comprise a semiconductor-on-insulator substrate.
- a semiconductor-on-insulator substrate comprises a base semiconductor substrate, a buried dielectric layer located thereupon and a surface semiconductor layer located further thereupon.
- Semiconductor-on-insulator substrates may be fabricated using any of several methods. Non-limiting examples include layer transfer methods, laminating methods and separation by implantation of oxygen (SIMOX) methods.
- SIMOX separation by implantation of oxygen
- the instant embodiment also contemplates use of a hybrid orientation (HOT) substrate as the substrate 10 .
- a hybrid orientation substrate comprises multiple semiconductor regions of differing crystallographic orientations.
- microelectronic devices or semiconductor devices may be located within the substrate 10 .
- Such devices may include, but are not limited to: resistors, transistors, diodes and/or capacitors.
- the first dielectric layer 12 and the second dielectric layer 16 may comprise the same or different dielectric material.
- the dielectric materials may comprise comparatively high dielectric constant dielectric materials having a dielectric constant from about 4 to about 20, measured in a vacuum.
- Non-limiting examples of such dielectric materials include oxides, nitrides and oxynitrides of silicon. Oxides, nitrides and oxynitrides of other elements are not excluded.
- the dielectric materials may also comprise comparatively low dielectric constant dielectric materials having a dielectric constant from about 2 to about 4, measured in a vacuum.
- SiCOH hydrogenated carbon doped silicon oxide material
- Each of the etch stop layer 14 and the capping layer 20 may also comprises the same or different materials that possess etch stop properties and/or capping (i.e., barrier, planarizing stop or related) properties.
- Such materials may include, but are not limited to: nitrides and oxynitrides of silicon. Carbides of silicon are also contemplated. The materials may be formed using methods including, but not limited to: thermal or plasma oxidation or nitridation methods, chemical vapor deposition methods and physical vapor deposition methods.
- each of the etch stop layer 14 and the capping layer 20 comprises a silicon carbide based material having a thickness from about 200 to about 300 angstroms.
- the conductor interconnection layers 18 may comprise any of several conductor materials. Included are certain metals, metal alloys, metal nitrides and metal silicides. Also included are doped polysilicon (i.e., having a dopant concentration from about 1e8 to about 1e22 dopant atoms per cubic centimeter) and polycide (doped polysilicon/metal silicide stack) materials. The foregoing conductor materials may be deposited using methods including, but not limited to: plating methods, chemical vapor deposition methods (including atomic layer chemical vapor deposition methods) and physical vapor deposition methods (including evaporation methods).
- each of the conductor interconnection layers 18 comprises a copper or aluminum core material that is encapsulated with a barrier material.
- Barrier materials may include dielectric barrier materials (i.e., such as, for example, silicon nitrides and silicon carbides) as well as conductor barrier materials (i.e., such as, for example, titanium, tantalum, tungsten and nitrides thereof, as well as cobalt-tungsten phosphorus alloys and related conductor barrier materials).
- the conductor interconnection layers 18 (including core layers and barrier layers) have a thickness from about 500 to about 40,000 angstroms.
- FIG. 2 shows a patterned photoresist layer 22 ′ located upon the capping layer 20 .
- the patterned photoresist layer 22 ′ leaves uncovered a portion of the second dielectric layer 16 interposed between the conductor interconnection layers 18 .
- the patterned photoresist layer 22 ′ may comprise photoresist materials that are conventional in the microelectronic fabrication art. Positive photoresist materials, negative photoresist materials and hybrid photoresist materials are examples of various photoresist materials that can be employed in the present invention.
- the photoresist materials may deposited, photoexposed and developed to form the patterned photoresist layer 22 ′ while using methods that are convention in the microelectronic fabrication art.
- FIG. 3 shows the results of sequentially etching: (1) the capping layer 20 to form a patterned capping layer 20 ′; (2) the second dielectric layer 16 to form a patterned second dielectric layer 16 ′; (3) the etch stop layer 14 to form a patterned etch stop layer 14 ′; and ( 5 ) the first dielectric layer 12 to form an etched first dielectric layer 12 ′ (i.e., the first dielectric layer is typically not completely patterned).
- the sequential etching uses the patterned photoresist layer 22 ′ as an etch mask for etching a portion of the capping layer 20 to form the patterned capping layer 20 ′.
- the pair of conductor interconnection layers 18 then serves as a hard mask for forming the patterned second dielectric layer 16 ′, the patterned etch stop layer 14 ′ and the etched first dielectric layer 12 ′ from the corresponding unpatterned or unetched layers.
- the sequential etching is typically performed using a plasma etch method that provides nominally straight (i.e., substantially vertical) sidewalls to the patterned capping layer 20 ′, the patterned second dielectric layer 16 ′, the patterned etch stop layer 14 ′ and the etched first dielectric layer 12 ′.
- the foregoing patterned or etched layers comprise an aperture A 1 that is illustrated in FIG. 3 .
- a wet chemical etchant method may be used in the alternative of a plasma etch method.
- silicon containing dielectric materials may be etched using plasma etch methods that comprise fluorine containing etchant gas compositions. Neither the embodiment nor the invention is, however, so limited.
- FIG. 3 also shows the results of stripping the patterned photoresist layer 22 ′ that is illustrated in FIG. 2 from the patterned capping layer 20 ′ that is illustrated in FIG. 3 .
- the patterned photoresist layer 22 ′ is typically stripped subsequent to completely forming the aperture A 1 , although the patterned photoresist layer 22 ′ may alternatively be stripped at an intervening point prior to completely forming the aperture A 1 .
- the patterned photoresist layer 22 ′ may be stripped using methods and materials that are conventional in the microelectronic fabrication art. Included but not limiting are: wet chemical stripping methods and materials, dry plasma stripping methods and materials and aggregate stripping methods and materials thereof. Aggregate stripping methods and materials thereof are most common.
- FIG. 4 shows the results of forming a capacitor plate material layer 23 upon the surface of the microelectronic structure whose schematic cross-sectional diagram is illustrated in FIG. 3 .
- the capacitor plate material layer 23 is located covering exposed portions of the patterned capping layer 20 ′, the conductor interconnection layers 18 , the patterned second dielectric layer 16 ′, the patterned etch stop layer 14 ′ and the etched first dielectric layer 12 ′.
- the capacitor plate material layer 23 is formed conformally, and in particularly conformally into the aperture A 1 , thus yielding a partially filled aperture A 1 ′.
- the capacitor plate material layer 23 may comprise any of several capacitor plate materials that are conventional or unconventional in the microelectronic fabrication art. Non-limiting examples include: tantalum, tantalum nitride, tantalum silicon nitride, tungsten, platinum, ruthenium, ruthenium oxide, nickel, nickel silicide and tungsten silicide capacitor plate materials.
- the foregoing capacitor plate materials are not necessarily analogous, equivalent or identical to the conductor materials that comprise the conductor interconnection layers 18 . Rather, they are generally different. Thus, the instant embodiment allows for a unique selection of: (1) conductor materials that comprise the conductor interconnection layers 18 ; and (2) conductor materials that comprise the capacitor plate material layer 23 .
- the capacitor plate materials may be deposited using any of several methods that are appropriate to individual compositions of the capacitor plate materials.
- Non limiting examples include salicide methods, thermal or plasma nitridation methods, physical vapor deposition methods (including evaporation methods) and chemical vapor deposition methods (including atomic layer chemical vapor deposition methods).
- the capacitor plate material layer 23 has a thickness from about 200 to about 5000 angstroms.
- the capacitor plate material layer must have a thickness less than one half the aperture A 1 width as illustrated in FIG. 3 .
- FIG. 5 shows the results anisotropically etching the capacitor plate material layer 23 to form an anisotropically etched capacitor plate material layer 23 ′ that lines the sidewalls of an extended aperture A 1 ′′.
- the anisotropic etching uses an anisotropic etch method that typically comprises a plasma etch method.
- Such an anisotropic plasma etch method uses an etchant gas composition appropriate to the material from which is comprised the capacitor plate material layer 23 .
- a fluorine-containing etchant gas composition may typically be used when anisotropically etching the capacitor plate material layer 23 to form the anisotropically etched capacitor plate material layer 23 ′.
- FIG. 6 shows a schematic plan-view diagram generally corresponding with the schematic cross-sectional diagram of FIG. 5 .
- the patterned capping layer 20 ′ is absent from FIG. 6 (although present in FIG. 3 to FIG. 5 ).
- the patterned capping layer 20 ′ is omitted in FIG. 6 (and also in subsequent plan-view diagrams including those used to describe the second embodiment) for clarity.
- the patterned capping layer 20 ′ will continue to be shown in subsequent cross-sectional diagrams for both the first embodiment and the second embodiment.
- FIG. 6 shows the patterned second dielectric layer 16 ′ that surrounds the pair of conductor interconnection layers 18 . Interposed between the pair of conductor interconnection layers 18 is the anisotropically etched capacitor plate material layer 23 ′ that surrounds the extended aperture A 1 ′′. At the base of the extended aperture A 1 ′′ is an exposed portion of the etched first dielectric layer 12 ′.
- FIG. 7 shows a trim mask 24 located traversing a central portion of the anisotropically etched capacitor plate material layer 23 ′ that is illustrated in FIG. 6 .
- the trim mask 24 leaves exposed a pair of terminal portions of the anisotropically etched capacitor plate material layer 23 ′ at a pair of opposite sidewalls of the extended aperture A 1 ′′ that is illustrated in FIG. 6 .
- the uncovered portions of the anisotropically etched capacitor plate material layer 23 ′ are located at opposite portions thereof that do not contact the pair of conductor interconnection layers 18 .
- the trim mask 24 will typically comprise a patterned photoresist layer that comprises a photoresist material.
- the photoresist material may be analogous, equivalent or identical to the photoresist material from which is comprised the patterned photoresist layer 22 ′ that is illustrated in FIG. 2 .
- FIG. 8 shows the results of further etching of the anisotropically etched capacitor plate material layer 23 ′ that is not covered by the trim mask 24 to thus form a pair of capacitor plates 23 ′′ (i.e., spacer shaped electrodes). Each one of the capacitor plates 23 ′′ contacts one of the conductor interconnection layers 18 .
- Etching of the anisotropically etched capacitor plate material layer 23 ′ to form the pair of capacitor plates 23 ′′ may be effected using the same etch methods that are used for etching the capacitor plate material layer 23 that is illustrated in FIG. 4 to form the anisotropically etched capacitor plate material layer 23 ′ that is illustrated in FIG. 5 .
- a major difference exists insofar as when etching the capacitor plate material layer 23 that is illustrated in FIG. 4 to provide the anisotropically etched capacitor plate material layer 23 ′ that is illustrated in FIG. 5 , there is no extrinsic masking thereof with a mask, such as the trim mask 24 .
- FIG. 9 shows the results of stripping the trim mask 24 from the microelectronic structure whose schematic plan-view diagram is illustrated in FIG. 8 . Shown in FIG. 9 is the pair of capacitor plates 23 ′′ one each contacting the pair of conductor interconnection layers 18 . The pair of capacitor plates 23 ′′ is located within an enlarged aperture A 1 ′′′. FIG. 9 also shows the etched second dielectric layer 16 ′ that surrounds the pair of conductor interconnection layers 23 ′′.
- the trim mask 24 may be stripped using any of several methods and materials that are generally appropriate to the materials of composition of the trim mask 24 .
- the trim mask 24 may be stripped using photoresist stripping methods and materials that are used for stripping the patterned photoresist layer 20 ′ that is illustrated in FIG. 2 to provide in part the microelectronic structure that is illustrated in FIG. 3 .
- FIG. 10 shows a schematic cross-sectional diagram illustrating the results of further processing of the microelectronic structure whose schematic plan-view diagram is illustrated in FIG. 9 .
- FIG. 10 shows a capacitor dielectric layer 26 located upon the microelectronic structure of FIG. 9 and completely filling the enlarged aperture A 1 ′′′ that is illustrated in FIG. 9 .
- the capacitor dielectric layer 26 may comprise any of several dielectric materials.
- the capacitor dielectric layer 26 may comprise generally conventional capacitor dielectric materials having a comparatively low capacitive dielectric constant from about 4 to about 20, measured in vacuum.
- Non-limiting examples of such capacitor dielectric materials include oxides, nitrides and oxynitrides of silicon. Oxides, nitrides and oxynitrides of other elements are not excluded.
- the capacitor dielectric layer 26 may comprise dielectric materials having a generally higher capacitive dielectric constant from about 20 to at least about 100.
- Non-limiting examples of such dielectric materials include tantalum oxides, hafnium oxides, hafnium silicates, titanium oxides, barium-strontium titanates (BSTs) and lead-zirconate titanates (PZTs).
- Any of the foregoing capacitor dielectric materials may be formed using methods that are appropriate to their materials of composition. Included are thermal or plasma oxidation or nitridation methods, chemical vapor deposition methods (including atomic layer chemical vapor deposition methods) and physical vapor deposition methods (including evaporation methods).
- the capacitor dielectric layer 26 comprises a generally higher dielectric constant dielectric material having a thickness intended to completely fill the enlarged aperture A 1 ′′′.
- FIG. 11 shows the results of planarizing the capacitor dielectric layer 26 to form a planarized capacitor dielectric layer 26 ′ contained within the enlarged aperture A 1 ′′′.
- the capacitor dielectric layer 26 may be planarized to form the planarized capacitor dielectric layer 26 ′ while using any of several planarizing methods.
- planarizing methods include dry plasma planarizing methods, wet chemical planarizing methods, mechanical polish planarizing methods and chemical mechanical polish planarizing methods. Chemical mechanical polish planarizing methods are generally most common.
- the patterned capping layer 20 ′ serves as a stop layer.
- FIG. 11 shows a schematic cross-sectional diagram of a microelectronic structure in accordance with a first embodiment of the invention.
- the microelectronic structure comprises a capacitor structure.
- the capacitor structure comprises a pair of conductor interconnect layers 18 horizontally separated and embedded within a patterned second dielectric layer 16 ′ located over a substrate 10 .
- the pair of conductor metallization layers 18 terminates at a pair of opposite sidewalls of an aperture that also includes the etched or patterned dielectric layers 12′/14′/16′/20′.
- a pair of capacitor plates 23 ′′ having a spacer form is also: (1) located covering the pair of opposite sidewalls of the aperture and contacting the pair of conductor interconnection layers 18 ; and (2) not located upon a pair of additional sidewalls of the aperture interposed between the pair of opposite sidewalls upon which are located the pair of capacitor plates 23 ′′. Finally, interposed between the pair of capacitor plates 23 ′′ is a planarized capacitor dielectric layer 26 ′ that fills the aperture.
- a capacitor structure in accordance with the invention comprises, in horizontal progression embedded within a dielectric layer that comprises patterned or etched dielectric layers 12′/14′/16′/20′ located over a substrate 10 : (1) a first conductor interconnection layer 18 ; (2) a first capacitor plate layer 23 ′′; (3) a planarized capacitor dielectric layer 26 ′; (4) a second capacitor plate layer 23 ′′; and (5) a second conductor interconnection layer 18 .
- the capacitor structure of the invention provides for an enhanced capacitance density and an enhanced quality factor. Both the enhanced capacitance density and the enhanced quality factor result from the options of: (1) forming the capacitor plate layers 23 ′′ from different conductor materials than the conductor interconnection layers 18 ; and (2) forming the capacitor dielectric layer 26 ′ from a different dielectric material than the etched or patterned dielectric layers 12′/14′/16′/20′.
- FIG. 12 to FIG. 17 show a series of schematic cross-sectional and plan-view diagrams illustrating the results of progressive stages in fabricating a capacitor structure in accordance with a second embodiment of the invention.
- FIG. 12 shows a schematic plan-view diagram of the capacitor structure at an early stage in its fabrication in accordance with the second embodiment of the invention.
- FIG. 12 shows a tapered patterned photoresist layer 22 ′′. Uncovered by the tapered patterned photoresist layer 22 ′′ is a portion of the second dielectric layer 16 that separates the pair of conductor interconnection layers 18 . Although not specifically illustrated within the schematic plan-view diagram of FIG. 12 , the tapered patterned photoresist layer 22 ′′ tapers in the direction of the second dielectric layer 16 . The taper may be effected incident to reflow of a patterned photoresist layer analogous, equivalent or identical to the patterned photoresist layer 22 ′ that is illustrated in FIG. 2 . Alternatively, the taper may be effected incident to a directional ion milling of an otherwise untapered patterned photoresist layer.
- a capping layer while present within the second embodiment is not shown in plan-view for clarity of illustrating other features within the second embodiment.
- the capping layer will, however, be shown in cross-section view.
- FIG. 13 shows the results of etching the second dielectric layer 16 , the etch stop layer 14 and the first dielectric layer 12 to form a patterned second dielectric layer 16 ′, a patterned etch stop layer 14 ′ and an etched semiconductor substrate 12 ′.
- the patterned second dielectric layer 16 ′, the patterned etch stop layer 14 ′ and the etched first dielectric layer 12 ′ define an aperture A 2 . Due to: (1) the presence of the tapered patterned photoresist layer 22 ′′ in comparison with a straight sided patterned photoresist layer 22 ′ that is illustrated in FIG.
- the aperture A 2 that is illustrated in FIG. 12 has a pair of straight sidewalls (that includes the pair of conductor interconnection layers 18 ) separated by a pair of sloped sidewalls.
- This feature of the second embodiment is illustrated in greater detail by reference to the schematic cross-sectional diagrams of FIG. 14 and FIG. 15 .
- FIG. 14 shows a length-wise schematic cross-sectional diagram corresponding with the schematic plan-view diagram of FIG. 13 .
- FIG. 14 shows the portion of the aperture A 2 that includes the sloped sidewalls.
- the sloped sidewalls are defined by the etched first dielectric layer 12 ′, the patterned etch stop layer 14 ′, the patterned first dielectric layer 16 ′ and the patterned capping layer 20 ′ (i.e., that is shown in cross-sectional view but not shown in plan-view).
- the tapered patterned photoresist layer 22 ′′ having the inward facing surface taper
- the etched tapered patterned photoresist layer 22 ′′′ still having the inward facing surface taper.
- a taper angle will typically be from about 45 to about 75 degrees with respect to the plane of the substrate 10 .
- FIG. 15 shows an additional width-wise schematic cross-sectional diagram corresponding with the schematic plan-view diagram of FIG. 13 .
- FIG. 15 also shows the substrate 10 as well as the aperture A 2 .
- the aperture A 2 is defined by the etched first dielectric layer 12 ′, the patterned etch stop layer 14 ′, the patterned second dielectric layer 16 ′, the pair of conductor interconnection layers 18 and the patterned capping layer 20 ′.
- the pair of conductor interconnection layers 18 act as a hard mask layer when forming the aperture A 2 .
- FIG. 16 shows a schematic plan-view diagram illustrating the results of further processing of the microelectronic structure whose schematic plan-view diagram is illustrated in FIG. 13 and whose schematic cross-sectional diagrams are illustrated in FIG. 14 and FIG. 15 .
- FIG. 16 shows the results of stripping the etched tapered patterned photoresist layer 22 ′′′ from the microelectronic structure that is illustrated in FIG. 13 , FIG. 14 and FIG. 15 .
- the etched tapered pattered photoresist layer 22 ′′′ may be stripped using methods and materials that are conventional in the microelectronic fabrication art. Such methods and materials may include, but are not limited to: wet chemical methods and materials, dry plasma methods and materials and aggregate methods and materials thereof.
- FIG. 17 shows a pair of capacitor plates 23 ′′ located contacting the pair of conductor interconnect layers 18 .
- the pair of capacitor plates 23 ′′ is formed using the same blanket capacitor plate material layer deposition and anisotropic etch back that is used for forming the pair of capacitor plates 23 ′′ within the first embodiment as illustrated in FIG. 4 to FIG. 5 .
- one pair of the sidewalls of the aperture A 2 that is illustrated in FIG. 13 to FIG. 16 is sloped, any and all of a capacitor plate material layer formed thereupon is etched off when forming the pair of capacitor plates 23 ′′.
- the capacitor plates 23 ′′ are formed incident to additional patterning of an anisotropically etched capacitor plate material layer 23 ′ that completely surrounds a periphery of an elongated trench A 1 ′′
- the pair of capacitor electrodes 23 ′′ is formed absent any additional patterning since a pair of opposite sidewalls of the aperture A 2 provide for that result.
- the microelectronic structure of FIG. 17 may be further fabricated by forming a blanket capacitor dielectric layer thereupon and planarizing the same to form a planarized capacitor dielectric layer in accordance with the first embodiment of the invention, as is illustrated in FIG. 10 and FIG. 11 .
- FIG. 17 shows a capacitor structure (after addition of a planarized capacitor dielectric layer 26 ′ in accordance with the first embodiment) in accordance with a second embodiment of the invention.
- the capacitor structure in accordance with the second embodiment may also be fabricated with an enhanced capacitance density and an enhanced quality factor.
- the capacitor structure of the second embodiment also comprises individual structural elements identically referenced as those in accordance with the first embodiment.
Abstract
Description
- This application is a divisional application of U.S. patent application Ser. No. 11/279,434, filed Apr. 12, 2006.
- 1. Field of the Invention
- The invention relates generally to microelectronic capacitor structures and methods of fabricating the same. More particularly, the invention relates to enhanced performance microelectronic capacitor structures and methods for fabricating the same.
- 2. Description of the Related Art
- Capacitors find many uses within microelectronic circuits. For example, capacitors may be used as charge storage devices within digital semiconductor memory circuits. Alternatively, capacitors may be used as signal processing devices within analog semiconductor circuits, or they may also be used as decoupling devices within ceramic substrate circuits. Capacitors within microelectronic circuits may also comprise any of several form factors. Common form factors include stacked container capacitors, crown shaped capacitors and planar capacitors.
- A particularly simple capacitor structure is a parallel plate capacitor. Parallel plate capacitors may be constructed with parallel plates that are either horizontal or vertical with respect to a surface of a substrate. Vertical parallel plate capacitors have an advantage over horizontal parallel plate capacitors insofar as processing for vertical parallel plate capacitors is often simpler. However, horizontal parallel plate capacitors often have a superior capacitance density and a higher quality factor (i.e., a ratio of energy stored to energy dissipated) in comparison with vertical parallel plate capacitors.
- Various capacitor structures are disclosed in the art. Non-limiting examples include: (1) Kendall et al., in U.S. Pat. No. 4,017,885 (a capacitor that uses a directionally specifically etched semiconductor substrate as a plate layer); (2) Marty et al., in U.S. Pat. No. 6,136,640 (a metal-insulator-metal (MIM) capacitor within an integrated circuit); (3) Perng et al., in U.S. Pat. No. 6,365,452 (a vertical sidewall capacitor used in a DRAM cell); (4) Tu et al., in U.S. Pat. No. 6,528,366 (a vertical capacitor used in a DRAM cell); and (5) Kim et al., in U.S. Pat. No. 6,885,544 (a capacitor intended for use within a circuit board).
- Microelectronic structure dimensions are certain to continue to decrease. As a result thereof, a need exists for forming microelectronic capacitor structures with enhanced performance, including an enhanced capacitance density and an enhanced quality factor, at decreased capacitor dimensions.
- The invention provides capacitor structures and methods for fabricating the capacitor structures. The capacitor structures and the methods use a pair of spacer shaped capacitor plate electrodes located and formed covering opposite sidewalls of an aperture located within a dielectric layer, but not filling the aperture. The pair of capacitor plates also contacts a pair of conductor interconnection layers that is embedded in the dielectric layer and terminates at the aperture. A capacitor dielectric layer fills the aperture.
- The capacitor structures and methods of the instant invention provide that the pair of spacer shaped capacitor plate electrodes may comprise conductor materials different from conductor materials from which are comprised the pair of conductor interconnection layers. The inventive capacitor structures and methods also provide that the dielectric layer having the aperture located therein may, in comparison with the capacitor dielectric layer, also comprise different dielectric materials. Due to the foregoing differences of dielectric materials and conductor materials for the active capacitor structure (i.e., capacitor plates and capacitor dielectric layer) and the surrounding interconnection and dielectric isolation structure, a capacitor structure in accordance with the invention may possess an enhanced capacitance density and an enhanced quality factor. For example, a capacitor structure in accordance with the invention may have: (1) a capacitance density increase from about 50 to about 400 percent; and (2) a quality factor increase from about 10 to about 50 percent, in comparison with an otherwise identical capacitor structure that does not provide for differences between: (1) dielectric materials and conductor materials for an active capacitor structure; in comparison with (2) dielectric materials and conductor materials for a surrounding interconnection and dielectric isolation structure.
- In one embodiment of the present invention, the capacitor structure includes a dielectric layer located over a substrate. The dielectric layer has at least one aperture located therein. The capacitor structure in this embodiment of the present invention also includes a pair of conductor interconnection layers embedded within the dielectric layer. The pair of conductor interconnection layers terminates at a pair of opposite sidewalls of the aperture. The capacitor structure of this embodiment also includes a pair of capacitor plates located upon the pair of opposite sidewalls of the aperture and contacting the pair of conductor interconnection layers. The pair of capacitor plates does not fill the aperture. The capacitor structure of this embodiment of the present invention also includes a capacitor dielectric layer located interposed between the pair of capacitor plates and filling the aperture.
- In another embodiment of the present invention, a second capacitor structure is provided which includes a dielectric layer located over a substrate. The dielectric layer has at least one aperture located therein. The aperture has a first pair of opposite sidewalls that is at least substantially vertical and a second pair of opposite sidewalls that is interposed between the first pair of opposite sidewalls. The second pair of opposite sidewalls is at least substantially sloped. The capacitor structure of this particular embodiment also includes a pair of conductor interconnection layers embedded within the dielectric layer. The pair of conductor interconnection layers terminates at the first pair of opposite sidewalls of the aperture. The capacitor structure also includes a pair of capacitor plates located upon the first pair of opposite sidewalls of the aperture and contacting the pair of conductor interconnection layers. The pair of capacitor plates does not fill the aperture. The capacitor structure of this embodiment also comprises a capacitor dielectric layer located interposed between the pair of capacitor plates and filling the aperture.
- One method in accordance with the invention includes forming an aperture (e.g., at least one) within a dielectric layer located over a substrate, so that a pair of conductor interconnection layers embedded within the dielectric layer terminates at a pair of opposite sidewalls of the aperture. This particular method of the present invention also includes forming a pair of capacitor plates upon the pair of opposite sidewalls of the aperture and contacting the pair of conductor interconnection layers. The pair of capacitor plates does not fill the aperture. This method further includes forming a capacitor dielectric layer located interposed between the pair of capacitor plates and filling the aperture.
- In another method in accordance with the invention, an aperture is first formed within a dielectric layer located over a substrate. The aperture has a first pair of opposite sidewalls that is at least substantially vertical and a second pair of opposite sidewalls that is at least substantially sloped and that also separates the first pair of opposite sidewalls. In addition, a pair of conductor interconnection layers embedded within the dielectric layer terminates at the first pair of opposite sidewalls. This particular method also includes forming a pair of capacitor plates located upon the first pair of opposite sidewalls of the aperture and contacting the pair of conductor interconnection layers. The pair of capacitor plates does not fill the aperture. This method further includes forming a capacitor dielectric layer located interposed between the pair of capacitor plates and filling the aperture.
- Within the embodiments and invention as disclosed and claimed, a “substantially vertical” aperture sidewall is intended as having a sidewall angle from about 85 to about 90 degrees with respect to a substrate, while a “substantially sloped” aperture sidewall is intended as having a sidewall angle from about 45 to about 85 degrees with respect to a substrate.
- The objects, features and advantages of the invention are understood within the context of the Description of the Preferred Embodiment, as set forth below. The Description of the Preferred Embodiment is understood within the context of the accompanying drawings, which form a material part of this disclosure, wherein:
-
FIG. 1 toFIG. 11 show a series of schematic cross-sectional and plan-view diagrams illustrating the results of progressive stages in fabricating a capacitor structure in accordance with a first embodiment of the invention. -
FIG. 12 toFIG. 17 show a series of schematic cross-sectional and plan-view diagrams illustrating the results of progressive stages in fabricating a capacitor structure in accordance with a second embodiment of the invention. - The invention, which includes capacitor structures and related methods for fabricating the capacitor structures, will be described in greater detail below, by reference to the drawings described above. The drawings are intended for descriptive purposes, and thus are not necessarily drawn to scale.
-
FIG. 1 toFIG. 11 show a series of schematic cross-sectional and plan-view diagrams illustrating the results of progressive stages in fabricating a capacitor structure in accordance with a first embodiment of the invention.FIG. 1 shows a schematic cross-sectional diagram of the capacitor structure at an early stage in its fabrication in accordance with the first embodiment. - Specifically,
FIG. 1 shows asubstrate 10 having afirst dielectric layer 12 located thereupon. Anetch stop layer 14 is located upon thefirst dielectric layer 12. Asecond dielectric layer 16 is located upon theetch stop layer 14. The initial structure shown inFIG. 1 also includes a pair of conductor interconnection layers 18 embedded within thesecond dielectric layer 16. Acapping layer 20 is located upon and covering exposed portions of the conductor interconnection layers 18 and thesecond dielectric layer 16. - Each of the foregoing layers may comprise materials, have dimensions and be formed using methods that are conventional in the microelectronic fabrication art.
- The
substrate 10 may comprise any of several substrate materials, including but not limited to: semiconductor substrate materials and ceramic substrate materials. Non-limiting examples of semiconductor substrate materials include silicon, germanium, silicon-germanium alloy, silicon carbide and silicon-germanium carbide alloy semiconductor materials. Also included are compound semiconductor materials of which gallium arsenide, indium arsenide and indium phosphide are non-limiting examples. Non-limiting examples of ceramic substrate materials include silica, alumina, titania and zirconia ceramic substrate materials, as well as composites thereof and laminates thereof. Typically, thesubstrate 10 has a thickness from about 1 to about 3 mils. - Within the context of semiconductor materials, the
substrate 10 may comprise a bulk semiconductor substrate, or in the alternative thesubstrate 10 may comprise a semiconductor-on-insulator substrate. A semiconductor-on-insulator substrate comprises a base semiconductor substrate, a buried dielectric layer located thereupon and a surface semiconductor layer located further thereupon. Semiconductor-on-insulator substrates may be fabricated using any of several methods. Non-limiting examples include layer transfer methods, laminating methods and separation by implantation of oxygen (SIMOX) methods. Finally, the instant embodiment also contemplates use of a hybrid orientation (HOT) substrate as thesubstrate 10. A hybrid orientation substrate comprises multiple semiconductor regions of differing crystallographic orientations. - Although also not specifically illustrated in
FIG. 1 , the embodiment also contemplates that microelectronic devices or semiconductor devices may be located within thesubstrate 10. Such devices may include, but are not limited to: resistors, transistors, diodes and/or capacitors. - The
first dielectric layer 12 and thesecond dielectric layer 16 may comprise the same or different dielectric material. The dielectric materials may comprise comparatively high dielectric constant dielectric materials having a dielectric constant from about 4 to about 20, measured in a vacuum. Non-limiting examples of such dielectric materials include oxides, nitrides and oxynitrides of silicon. Oxides, nitrides and oxynitrides of other elements are not excluded. The dielectric materials may also comprise comparatively low dielectric constant dielectric materials having a dielectric constant from about 2 to about 4, measured in a vacuum. Non-limiting examples of such lower dielectric constant dielectric materials include aerogels, hydrogels, carbon doped silicate glasses, fluorinated silicate glasses, spin-on-glasses, organic polymers and fluorinated organic polymers. The dielectric materials may be formed using methods that are appropriate to their materials of composition. Non-limiting examples include spin-coating methods, chemical vapor deposition methods and physical vapor deposition methods Preferably, each of thefirst dielectric layer 12 and thesecond dielectric layer 16 comprises a hydrogenated carbon doped silicon oxide material (i.e., SiCOH) having a Si:C:O:H atomic ratio from about [10:10:20:30] to about [35:40:30:50] (i.e. Si=10 to 35 at %, C=10 to 40 at %, etc.), and a thickness from about 1,000 to about 80,000 angstroms. - Each of the
etch stop layer 14 and thecapping layer 20 may also comprises the same or different materials that possess etch stop properties and/or capping (i.e., barrier, planarizing stop or related) properties. Such materials may include, but are not limited to: nitrides and oxynitrides of silicon. Carbides of silicon are also contemplated. The materials may be formed using methods including, but not limited to: thermal or plasma oxidation or nitridation methods, chemical vapor deposition methods and physical vapor deposition methods. Typically, each of theetch stop layer 14 and thecapping layer 20 comprises a silicon carbide based material having a thickness from about 200 to about 300 angstroms. - The conductor interconnection layers 18 may comprise any of several conductor materials. Included are certain metals, metal alloys, metal nitrides and metal silicides. Also included are doped polysilicon (i.e., having a dopant concentration from about 1e8 to about 1e22 dopant atoms per cubic centimeter) and polycide (doped polysilicon/metal silicide stack) materials. The foregoing conductor materials may be deposited using methods including, but not limited to: plating methods, chemical vapor deposition methods (including atomic layer chemical vapor deposition methods) and physical vapor deposition methods (including evaporation methods). Typically, each of the conductor interconnection layers 18 comprises a copper or aluminum core material that is encapsulated with a barrier material. Barrier materials may include dielectric barrier materials (i.e., such as, for example, silicon nitrides and silicon carbides) as well as conductor barrier materials (i.e., such as, for example, titanium, tantalum, tungsten and nitrides thereof, as well as cobalt-tungsten phosphorus alloys and related conductor barrier materials). Typically, the conductor interconnection layers 18 (including core layers and barrier layers) have a thickness from about 500 to about 40,000 angstroms.
-
FIG. 2 shows a patternedphotoresist layer 22′ located upon thecapping layer 20. The patternedphotoresist layer 22′ leaves uncovered a portion of thesecond dielectric layer 16 interposed between the conductor interconnection layers 18. - The patterned
photoresist layer 22′ may comprise photoresist materials that are conventional in the microelectronic fabrication art. Positive photoresist materials, negative photoresist materials and hybrid photoresist materials are examples of various photoresist materials that can be employed in the present invention. The photoresist materials may deposited, photoexposed and developed to form the patternedphotoresist layer 22′ while using methods that are convention in the microelectronic fabrication art. -
FIG. 3 shows the results of sequentially etching: (1) thecapping layer 20 to form apatterned capping layer 20′; (2) thesecond dielectric layer 16 to form a patternedsecond dielectric layer 16′; (3) theetch stop layer 14 to form a patternedetch stop layer 14′; and (5) thefirst dielectric layer 12 to form an etchedfirst dielectric layer 12′ (i.e., the first dielectric layer is typically not completely patterned). In a first instance, the sequential etching uses the patternedphotoresist layer 22′ as an etch mask for etching a portion of thecapping layer 20 to form thepatterned capping layer 20′. In a second instance, the pair of conductor interconnection layers 18 then serves as a hard mask for forming the patternedsecond dielectric layer 16′, the patternedetch stop layer 14′ and the etchedfirst dielectric layer 12′ from the corresponding unpatterned or unetched layers. - The sequential etching is typically performed using a plasma etch method that provides nominally straight (i.e., substantially vertical) sidewalls to the
patterned capping layer 20′, the patternedsecond dielectric layer 16′, the patternedetch stop layer 14′ and the etchedfirst dielectric layer 12′. In conjunction with the pair of conductor interconnection layers 18, the foregoing patterned or etched layers comprise an aperture A1 that is illustrated inFIG. 3 . It should be emphasized that the present invention is not limited to forming a single aperture A1, but instead contemplates forming one or more apertures utilizing the above mentioned techniques. Under certain circumstances, a wet chemical etchant method may be used in the alternative of a plasma etch method. Typically, silicon containing dielectric materials may be etched using plasma etch methods that comprise fluorine containing etchant gas compositions. Neither the embodiment nor the invention is, however, so limited. -
FIG. 3 also shows the results of stripping the patternedphotoresist layer 22′ that is illustrated inFIG. 2 from the patternedcapping layer 20′ that is illustrated inFIG. 3 . The patternedphotoresist layer 22′ is typically stripped subsequent to completely forming the aperture A1, although the patternedphotoresist layer 22′ may alternatively be stripped at an intervening point prior to completely forming the aperture A1. - The patterned
photoresist layer 22′ may be stripped using methods and materials that are conventional in the microelectronic fabrication art. Included but not limiting are: wet chemical stripping methods and materials, dry plasma stripping methods and materials and aggregate stripping methods and materials thereof. Aggregate stripping methods and materials thereof are most common. -
FIG. 4 shows the results of forming a capacitorplate material layer 23 upon the surface of the microelectronic structure whose schematic cross-sectional diagram is illustrated inFIG. 3 . The capacitorplate material layer 23 is located covering exposed portions of the patternedcapping layer 20′, the conductor interconnection layers 18, the patternedsecond dielectric layer 16′, the patternedetch stop layer 14′ and the etchedfirst dielectric layer 12′. As is illustrated inFIG. 4 , the capacitorplate material layer 23 is formed conformally, and in particularly conformally into the aperture A1, thus yielding a partially filled aperture A1′. - The capacitor
plate material layer 23 may comprise any of several capacitor plate materials that are conventional or unconventional in the microelectronic fabrication art. Non-limiting examples include: tantalum, tantalum nitride, tantalum silicon nitride, tungsten, platinum, ruthenium, ruthenium oxide, nickel, nickel silicide and tungsten silicide capacitor plate materials. The foregoing capacitor plate materials are not necessarily analogous, equivalent or identical to the conductor materials that comprise the conductor interconnection layers 18. Rather, they are generally different. Thus, the instant embodiment allows for a unique selection of: (1) conductor materials that comprise the conductor interconnection layers 18; and (2) conductor materials that comprise the capacitorplate material layer 23. The capacitor plate materials may be deposited using any of several methods that are appropriate to individual compositions of the capacitor plate materials. Non limiting examples include salicide methods, thermal or plasma nitridation methods, physical vapor deposition methods (including evaporation methods) and chemical vapor deposition methods (including atomic layer chemical vapor deposition methods). Typically, the capacitorplate material layer 23 has a thickness from about 200 to about 5000 angstroms. In addition, the capacitor plate material layer must have a thickness less than one half the aperture A1 width as illustrated inFIG. 3 . -
FIG. 5 shows the results anisotropically etching the capacitorplate material layer 23 to form an anisotropically etched capacitorplate material layer 23′ that lines the sidewalls of an extended aperture A1″. The anisotropic etching uses an anisotropic etch method that typically comprises a plasma etch method. Such an anisotropic plasma etch method uses an etchant gas composition appropriate to the material from which is comprised the capacitorplate material layer 23. With respect to the series of capacitor plate materials enumerated above, a fluorine-containing etchant gas composition may typically be used when anisotropically etching the capacitorplate material layer 23 to form the anisotropically etched capacitorplate material layer 23′. -
FIG. 6 shows a schematic plan-view diagram generally corresponding with the schematic cross-sectional diagram ofFIG. 5 . However, absent fromFIG. 6 (although present inFIG. 3 toFIG. 5 ) is the patternedcapping layer 20′. Thepatterned capping layer 20′ is omitted inFIG. 6 (and also in subsequent plan-view diagrams including those used to describe the second embodiment) for clarity. Thepatterned capping layer 20′ will continue to be shown in subsequent cross-sectional diagrams for both the first embodiment and the second embodiment. -
FIG. 6 shows the patternedsecond dielectric layer 16′ that surrounds the pair of conductor interconnection layers 18. Interposed between the pair of conductor interconnection layers 18 is the anisotropically etched capacitorplate material layer 23′ that surrounds the extended aperture A1″. At the base of the extended aperture A1″ is an exposed portion of the etchedfirst dielectric layer 12′. -
FIG. 7 shows atrim mask 24 located traversing a central portion of the anisotropically etched capacitorplate material layer 23′ that is illustrated inFIG. 6 . Thetrim mask 24 leaves exposed a pair of terminal portions of the anisotropically etched capacitorplate material layer 23′ at a pair of opposite sidewalls of the extended aperture A1″ that is illustrated inFIG. 6 . The uncovered portions of the anisotropically etched capacitorplate material layer 23′ are located at opposite portions thereof that do not contact the pair of conductor interconnection layers 18. - The
trim mask 24 will typically comprise a patterned photoresist layer that comprises a photoresist material. The photoresist material may be analogous, equivalent or identical to the photoresist material from which is comprised the patternedphotoresist layer 22′ that is illustrated inFIG. 2 . -
FIG. 8 shows the results of further etching of the anisotropically etched capacitorplate material layer 23′ that is not covered by thetrim mask 24 to thus form a pair ofcapacitor plates 23″ (i.e., spacer shaped electrodes). Each one of thecapacitor plates 23″ contacts one of the conductor interconnection layers 18. Etching of the anisotropically etched capacitorplate material layer 23′ to form the pair ofcapacitor plates 23″ may be effected using the same etch methods that are used for etching the capacitorplate material layer 23 that is illustrated inFIG. 4 to form the anisotropically etched capacitorplate material layer 23′ that is illustrated inFIG. 5 . A major difference exists insofar as when etching the capacitorplate material layer 23 that is illustrated inFIG. 4 to provide the anisotropically etched capacitorplate material layer 23′ that is illustrated inFIG. 5 , there is no extrinsic masking thereof with a mask, such as thetrim mask 24. -
FIG. 9 shows the results of stripping thetrim mask 24 from the microelectronic structure whose schematic plan-view diagram is illustrated inFIG. 8 . Shown inFIG. 9 is the pair ofcapacitor plates 23″ one each contacting the pair of conductor interconnection layers 18. The pair ofcapacitor plates 23″ is located within an enlarged aperture A1′″.FIG. 9 also shows the etchedsecond dielectric layer 16′ that surrounds the pair of conductor interconnection layers 23″. - The
trim mask 24 may be stripped using any of several methods and materials that are generally appropriate to the materials of composition of thetrim mask 24. When thetrim mask 24 comprises a photoresist material, thetrim mask 24 may be stripped using photoresist stripping methods and materials that are used for stripping the patternedphotoresist layer 20′ that is illustrated inFIG. 2 to provide in part the microelectronic structure that is illustrated inFIG. 3 . -
FIG. 10 shows a schematic cross-sectional diagram illustrating the results of further processing of the microelectronic structure whose schematic plan-view diagram is illustrated inFIG. 9 .FIG. 10 shows acapacitor dielectric layer 26 located upon the microelectronic structure ofFIG. 9 and completely filling the enlarged aperture A1′″ that is illustrated inFIG. 9 . - The
capacitor dielectric layer 26 may comprise any of several dielectric materials. In a first instance, thecapacitor dielectric layer 26 may comprise generally conventional capacitor dielectric materials having a comparatively low capacitive dielectric constant from about 4 to about 20, measured in vacuum. Non-limiting examples of such capacitor dielectric materials include oxides, nitrides and oxynitrides of silicon. Oxides, nitrides and oxynitrides of other elements are not excluded. Alternatively, thecapacitor dielectric layer 26 may comprise dielectric materials having a generally higher capacitive dielectric constant from about 20 to at least about 100. Non-limiting examples of such dielectric materials include tantalum oxides, hafnium oxides, hafnium silicates, titanium oxides, barium-strontium titanates (BSTs) and lead-zirconate titanates (PZTs). Any of the foregoing capacitor dielectric materials (whether comparatively low dielectric constant or comparatively high dielectric constant) may be formed using methods that are appropriate to their materials of composition. Included are thermal or plasma oxidation or nitridation methods, chemical vapor deposition methods (including atomic layer chemical vapor deposition methods) and physical vapor deposition methods (including evaporation methods). Typically, thecapacitor dielectric layer 26 comprises a generally higher dielectric constant dielectric material having a thickness intended to completely fill the enlarged aperture A1′″. -
FIG. 11 shows the results of planarizing thecapacitor dielectric layer 26 to form a planarizedcapacitor dielectric layer 26′ contained within the enlarged aperture A1′″. Thecapacitor dielectric layer 26 may be planarized to form the planarizedcapacitor dielectric layer 26′ while using any of several planarizing methods. Non-limiting examples of planarizing methods include dry plasma planarizing methods, wet chemical planarizing methods, mechanical polish planarizing methods and chemical mechanical polish planarizing methods. Chemical mechanical polish planarizing methods are generally most common. When using any of the foregoing planarizing methods, thepatterned capping layer 20′ serves as a stop layer. -
FIG. 11 shows a schematic cross-sectional diagram of a microelectronic structure in accordance with a first embodiment of the invention. The microelectronic structure comprises a capacitor structure. The capacitor structure comprises a pair of conductor interconnect layers 18 horizontally separated and embedded within a patternedsecond dielectric layer 16′ located over asubstrate 10. The pair of conductor metallization layers 18 terminates at a pair of opposite sidewalls of an aperture that also includes the etched or patterneddielectric layers 12′/14′/16′/20′. A pair ofcapacitor plates 23″ having a spacer form is also: (1) located covering the pair of opposite sidewalls of the aperture and contacting the pair of conductor interconnection layers 18; and (2) not located upon a pair of additional sidewalls of the aperture interposed between the pair of opposite sidewalls upon which are located the pair ofcapacitor plates 23″. Finally, interposed between the pair ofcapacitor plates 23″ is a planarizedcapacitor dielectric layer 26′ that fills the aperture. Thus, a capacitor structure in accordance with the invention comprises, in horizontal progression embedded within a dielectric layer that comprises patterned or etcheddielectric layers 12′/14′/16′/20′ located over a substrate 10: (1) a firstconductor interconnection layer 18; (2) a firstcapacitor plate layer 23″; (3) a planarizedcapacitor dielectric layer 26′; (4) a secondcapacitor plate layer 23″; and (5) a secondconductor interconnection layer 18. - The capacitor structure of the invention provides for an enhanced capacitance density and an enhanced quality factor. Both the enhanced capacitance density and the enhanced quality factor result from the options of: (1) forming the capacitor plate layers 23″ from different conductor materials than the conductor interconnection layers 18; and (2) forming the
capacitor dielectric layer 26′ from a different dielectric material than the etched or patterneddielectric layers 12′/14′/16′/20′. -
FIG. 12 toFIG. 17 show a series of schematic cross-sectional and plan-view diagrams illustrating the results of progressive stages in fabricating a capacitor structure in accordance with a second embodiment of the invention. -
FIG. 12 shows a schematic plan-view diagram of the capacitor structure at an early stage in its fabrication in accordance with the second embodiment of the invention. -
FIG. 12 shows a tapered patternedphotoresist layer 22″. Uncovered by the tapered patternedphotoresist layer 22″ is a portion of thesecond dielectric layer 16 that separates the pair of conductor interconnection layers 18. Although not specifically illustrated within the schematic plan-view diagram ofFIG. 12 , the tapered patternedphotoresist layer 22″ tapers in the direction of thesecond dielectric layer 16. The taper may be effected incident to reflow of a patterned photoresist layer analogous, equivalent or identical to the patternedphotoresist layer 22′ that is illustrated inFIG. 2 . Alternatively, the taper may be effected incident to a directional ion milling of an otherwise untapered patterned photoresist layer. Further alternative tapering methods may also be used. Consistent with the first embodiment of the invention, a capping layer while present within the second embodiment is not shown in plan-view for clarity of illustrating other features within the second embodiment. The capping layer will, however, be shown in cross-section view. -
FIG. 13 shows the results of etching thesecond dielectric layer 16, theetch stop layer 14 and thefirst dielectric layer 12 to form a patternedsecond dielectric layer 16′, a patternedetch stop layer 14′ and anetched semiconductor substrate 12′. Similarly with the first embodiment, the patternedsecond dielectric layer 16′, the patternedetch stop layer 14′ and the etchedfirst dielectric layer 12′ define an aperture A2. Due to: (1) the presence of the tapered patternedphotoresist layer 22″ in comparison with a straight sidedpatterned photoresist layer 22′ that is illustrated inFIG. 2 ; in conjunction with (2) the presence of the pair of conductor interconnect layers 18 as a pair of hard mask layers for forming an opposite pair of sidewalls of the aperture A2, the aperture A2 that is illustrated inFIG. 12 has a pair of straight sidewalls (that includes the pair of conductor interconnection layers 18) separated by a pair of sloped sidewalls. This feature of the second embodiment is illustrated in greater detail by reference to the schematic cross-sectional diagrams ofFIG. 14 andFIG. 15 . -
FIG. 14 shows a length-wise schematic cross-sectional diagram corresponding with the schematic plan-view diagram ofFIG. 13 .FIG. 14 shows the portion of the aperture A2 that includes the sloped sidewalls. The sloped sidewalls are defined by the etchedfirst dielectric layer 12′, the patternedetch stop layer 14′, the patternedfirst dielectric layer 16′ and thepatterned capping layer 20′ (i.e., that is shown in cross-sectional view but not shown in plan-view). Also illustrated are the tapered patternedphotoresist layer 22″ having the inward facing surface taper, and the etched tapered patternedphotoresist layer 22′″ still having the inward facing surface taper. A taper angle will typically be from about 45 to about 75 degrees with respect to the plane of thesubstrate 10. -
FIG. 15 shows an additional width-wise schematic cross-sectional diagram corresponding with the schematic plan-view diagram ofFIG. 13 .FIG. 15 also shows thesubstrate 10 as well as the aperture A2. Within this cross-sectional view, the aperture A2 is defined by the etchedfirst dielectric layer 12′, the patternedetch stop layer 14′, the patternedsecond dielectric layer 16′, the pair of conductor interconnection layers 18 and thepatterned capping layer 20′. As is illustrated by implication withinFIG. 15 , the pair of conductor interconnection layers 18 act as a hard mask layer when forming the aperture A2. -
FIG. 16 shows a schematic plan-view diagram illustrating the results of further processing of the microelectronic structure whose schematic plan-view diagram is illustrated inFIG. 13 and whose schematic cross-sectional diagrams are illustrated inFIG. 14 andFIG. 15 . -
FIG. 16 shows the results of stripping the etched tapered patternedphotoresist layer 22′″ from the microelectronic structure that is illustrated inFIG. 13 ,FIG. 14 andFIG. 15 . The etched tapered patteredphotoresist layer 22′″ may be stripped using methods and materials that are conventional in the microelectronic fabrication art. Such methods and materials may include, but are not limited to: wet chemical methods and materials, dry plasma methods and materials and aggregate methods and materials thereof. -
FIG. 17 shows a pair ofcapacitor plates 23″ located contacting the pair of conductor interconnect layers 18. The pair ofcapacitor plates 23″ is formed using the same blanket capacitor plate material layer deposition and anisotropic etch back that is used for forming the pair ofcapacitor plates 23″ within the first embodiment as illustrated inFIG. 4 toFIG. 5 . However, since one pair of the sidewalls of the aperture A2 that is illustrated inFIG. 13 to FIG. 16 is sloped, any and all of a capacitor plate material layer formed thereupon is etched off when forming the pair ofcapacitor plates 23″. Thus, while within the first embodiment of the invention thecapacitor plates 23″ are formed incident to additional patterning of an anisotropically etched capacitorplate material layer 23′ that completely surrounds a periphery of an elongated trench A1″, within the second embodiment, the pair ofcapacitor electrodes 23″ is formed absent any additional patterning since a pair of opposite sidewalls of the aperture A2 provide for that result. - The microelectronic structure of
FIG. 17 may be further fabricated by forming a blanket capacitor dielectric layer thereupon and planarizing the same to form a planarized capacitor dielectric layer in accordance with the first embodiment of the invention, as is illustrated inFIG. 10 andFIG. 11 . -
FIG. 17 shows a capacitor structure (after addition of a planarizedcapacitor dielectric layer 26′ in accordance with the first embodiment) in accordance with a second embodiment of the invention. For reasons identical with those discussed above with respect to the first embodiment, the capacitor structure in accordance with the second embodiment may also be fabricated with an enhanced capacitance density and an enhanced quality factor. The capacitor structure of the second embodiment also comprises individual structural elements identically referenced as those in accordance with the first embodiment. - The preferred embodiments of the invention are illustrative of the invention rather than limiting of the invention. Revisions and modifications may be made to methods, materials, structures and dimensions in accordance with the preferred embodiments of the invention, while still providing an embodiment in accordance with the invention, further in accordance with the accompanying claims.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/924,807 US20080047118A1 (en) | 2006-04-12 | 2007-10-26 | Vertical parallel plate capacitor using spacer shaped electrodes and method for fabrication thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/279,434 US7365412B2 (en) | 2006-04-12 | 2006-04-12 | Vertical parallel plate capacitor using spacer shaped electrodes and method for fabrication thereof |
US11/924,807 US20080047118A1 (en) | 2006-04-12 | 2007-10-26 | Vertical parallel plate capacitor using spacer shaped electrodes and method for fabrication thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/279,434 Division US7365412B2 (en) | 2006-04-12 | 2006-04-12 | Vertical parallel plate capacitor using spacer shaped electrodes and method for fabrication thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080047118A1 true US20080047118A1 (en) | 2008-02-28 |
Family
ID=38604059
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/279,434 Active US7365412B2 (en) | 2006-04-12 | 2006-04-12 | Vertical parallel plate capacitor using spacer shaped electrodes and method for fabrication thereof |
US11/924,807 Abandoned US20080047118A1 (en) | 2006-04-12 | 2007-10-26 | Vertical parallel plate capacitor using spacer shaped electrodes and method for fabrication thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/279,434 Active US7365412B2 (en) | 2006-04-12 | 2006-04-12 | Vertical parallel plate capacitor using spacer shaped electrodes and method for fabrication thereof |
Country Status (1)
Country | Link |
---|---|
US (2) | US7365412B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8729616B2 (en) | 2011-03-23 | 2014-05-20 | Texas Instruments Incorporated | Low leakage capacitor for analog floating-gate integrated circuits |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140145345A1 (en) * | 2012-11-27 | 2014-05-29 | Infineon Technologies Ag | Method of forming a semiconductor structure, and a semiconductor structure |
US9986633B2 (en) | 2016-06-16 | 2018-05-29 | International Business Machines Corporation | Embedding discrete components having variable dimensions in a substrate |
CN209015904U (en) * | 2016-12-28 | 2019-06-21 | 株式会社村田制作所 | Thin-film device |
US10347643B1 (en) | 2018-06-07 | 2019-07-09 | Micron Technology, Inc. | Methods of forming integrated assemblies having dielectric regions along conductive structures |
GB2577545B (en) * | 2018-09-28 | 2022-07-20 | Power Roll Ltd | Energy storage device |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US688544A (en) * | 1900-02-13 | 1901-12-10 | William B Pitts | Liquid-dropper. |
US4017885A (en) * | 1973-10-25 | 1977-04-12 | Texas Instruments Incorporated | Large value capacitor |
US4896197A (en) * | 1986-12-10 | 1990-01-23 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having trench and stacked polysilicon storage capacitors |
US6136640A (en) * | 1997-07-18 | 2000-10-24 | Stmicroelectronics S.A. | Process for fabricating a metal-metal capacitor within an integrated circuit, and corresponding integrated circuit |
US6365452B1 (en) * | 1998-03-19 | 2002-04-02 | Lsi Logic Corporation | DRAM cell having a vertical transistor and a capacitor formed on the sidewalls of a trench isolation |
US6410397B1 (en) * | 1998-02-06 | 2002-06-25 | Sony Corporation | Method for manufacturing a dielectric trench capacitor with a stacked-layer structure |
US20030020107A1 (en) * | 2001-07-25 | 2003-01-30 | Motorola, Inc. | Structure and method for fabricating semiconductor capacitor structures utilizing the formation of a compliant structure |
US6528366B1 (en) * | 2001-03-01 | 2003-03-04 | Taiwan Semiconductor Manufacturing Company | Fabrication methods of vertical metal-insulator-metal (MIM) capacitor for advanced embedded DRAM applications |
US6739028B2 (en) * | 2001-07-13 | 2004-05-25 | Hrl Laboratories, Llc | Molded high impedance surface and a method of making same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6885544B2 (en) * | 2003-09-24 | 2005-04-26 | Intel Corporation | Vertical capacitor apparatus, systems, and methods |
-
2006
- 2006-04-12 US US11/279,434 patent/US7365412B2/en active Active
-
2007
- 2007-10-26 US US11/924,807 patent/US20080047118A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US688544A (en) * | 1900-02-13 | 1901-12-10 | William B Pitts | Liquid-dropper. |
US4017885A (en) * | 1973-10-25 | 1977-04-12 | Texas Instruments Incorporated | Large value capacitor |
US4896197A (en) * | 1986-12-10 | 1990-01-23 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having trench and stacked polysilicon storage capacitors |
US6136640A (en) * | 1997-07-18 | 2000-10-24 | Stmicroelectronics S.A. | Process for fabricating a metal-metal capacitor within an integrated circuit, and corresponding integrated circuit |
US6410397B1 (en) * | 1998-02-06 | 2002-06-25 | Sony Corporation | Method for manufacturing a dielectric trench capacitor with a stacked-layer structure |
US6365452B1 (en) * | 1998-03-19 | 2002-04-02 | Lsi Logic Corporation | DRAM cell having a vertical transistor and a capacitor formed on the sidewalls of a trench isolation |
US6528366B1 (en) * | 2001-03-01 | 2003-03-04 | Taiwan Semiconductor Manufacturing Company | Fabrication methods of vertical metal-insulator-metal (MIM) capacitor for advanced embedded DRAM applications |
US6739028B2 (en) * | 2001-07-13 | 2004-05-25 | Hrl Laboratories, Llc | Molded high impedance surface and a method of making same |
US20030020107A1 (en) * | 2001-07-25 | 2003-01-30 | Motorola, Inc. | Structure and method for fabricating semiconductor capacitor structures utilizing the formation of a compliant structure |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8729616B2 (en) | 2011-03-23 | 2014-05-20 | Texas Instruments Incorporated | Low leakage capacitor for analog floating-gate integrated circuits |
Also Published As
Publication number | Publication date |
---|---|
US20070241424A1 (en) | 2007-10-18 |
US7365412B2 (en) | 2008-04-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6528366B1 (en) | Fabrication methods of vertical metal-insulator-metal (MIM) capacitor for advanced embedded DRAM applications | |
US6784069B1 (en) | Permeable capacitor electrode | |
US6137179A (en) | Method for fabricating capacitor-over-bit line (COB) dynamic random access memory (DRAM) using tungsten landing plug contacts and TI/TIN bit lines | |
US8405135B2 (en) | 3D via capacitor with a floating conductive plate for improved reliability | |
US8664075B2 (en) | High capacitance trench capacitor | |
US8298902B2 (en) | Interconnect structures, methods for fabricating interconnect structures, and design structures for a radiofrequency integrated circuit | |
US9577030B2 (en) | Semiconductor structure having a capacitor and metal wiring integrated in a same dielectric layer | |
US7560795B2 (en) | Semiconductor device with a capacitor | |
US8883591B2 (en) | Method for obtaining extreme selectivity of metal nitrides and metal oxides | |
WO2011097783A1 (en) | Capacitor structure and method for producing the same | |
US7365412B2 (en) | Vertical parallel plate capacitor using spacer shaped electrodes and method for fabrication thereof | |
US20050082592A1 (en) | Compact capacitor structure having high unit capacitance | |
US6627493B2 (en) | Self-aligned method for fabricating a capacitor under bit-line (cub) dynamic random access memory (DRAM) cell structure | |
US6486025B1 (en) | Methods for forming memory cell structures | |
US6501120B1 (en) | Capacitor under bitline (CUB) memory cell structure employing air gap void isolation | |
US6444575B1 (en) | Method for forming a bitline contact via within a memory cell structure | |
US7727850B2 (en) | Method for forming capacitor of semiconductor device | |
KR100449253B1 (en) | Method For Manufacture The Capacitor | |
KR100539242B1 (en) | System on chip including a DRAM analog device for improving a DRAM capacitance and method for fabricating the same | |
KR20060017023A (en) | Metal-insulator-metal capacitor having high capacitance and processing thereof | |
KR20040007151A (en) | Method For Manufacturing The Capacitor | |
KR20040007152A (en) | Method For Manufacturing The Capacitor | |
KR20030027184A (en) | Capacitor in semiconductor device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |