US20080048346A1 - Method of fabricating conductive lines and structure of the same - Google Patents
Method of fabricating conductive lines and structure of the same Download PDFInfo
- Publication number
- US20080048346A1 US20080048346A1 US11/929,391 US92939107A US2008048346A1 US 20080048346 A1 US20080048346 A1 US 20080048346A1 US 92939107 A US92939107 A US 92939107A US 2008048346 A1 US2008048346 A1 US 2008048346A1
- Authority
- US
- United States
- Prior art keywords
- conductive
- conductive line
- layer
- nitride
- line structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5283—Cross-sectional geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- Taiwan application serial no. 94120391 filed on Jun. 20, 2005. All disclosure of the Taiwan application is incorporated herein by reference.
- the present invention relates to a semiconductor device and the method of manufacturing the same. More particularly, the present invention relates to conductive lines and a method of manufacturing the same.
- the metallization process of the integrated circuits plays a decisive role.
- the conductive lines are used to connect the devices to each other.
- the conventional method of forming the conductive lines comprises forming a metal layer over a semiconductor substrate and then forming a patterned photoresist layer on the metal layer. Further, by using the patterned photoresist layer as a mask, an etching process is performed on the conductive layer to form the conductive lines.
- the pattern and the line width of the device are decreased.
- the sheet resistance of the conductive line is increased. Therefore, the resistance-capacitance delay (RC delay) is increased and the operation speed of the device is adversely affected by the increment of the RC delay.
- At least one objective of the present invention is to provide a method of manufacturing conductive lines, capable of avoiding the sheet resistance of the conductive lines from being increased due to the decreasing of the line width. Hence, the operation speed of the device is not affected. Furthermore, the line width of the conductive line formed by using the method provided by the present invention is relatively small.
- At least another objective of the present invention is to provide a conductive line structure capable of decreasing the sheet resistance of the conductive lines. Furthermore, the line space of the conductive line is relatively narrow.
- the invention provides a method of forming a conductive line suitable for decreasing a sheet resistance of the conductive lines.
- the method comprises steps of providing a substrate having a conductive layer formed thereon and then patterning the conductive layer in a predetermined state. Thereafter, a spacer is formed on the sidewall of the patterned conductive layer and then a portion of the patterned conductive layer is removed until the substrate-is exposed to form a conductive line, wherein the spacer serves as a mask.
- the method of forming the spacer comprises steps of forming a spacer material layer over the substrate and performing an etching process to remove a portion of the spacer material layer.
- the material of the spacer can be silicon nitride, silicon oxide, silicon oxy-nitride or polymer materials.
- the material of the conductive layer can be doped polysilicon, aluminum, copper or alloys of aluminum and copper.
- the method of forming the conductive layer can be sputtering or chemical vapor deposition.
- the substrate can be a polysilicon layer, a dielectric layer or a metal layer.
- the present invention also provides a conductive line structure.
- the conductive line structure comprises a first portion of a conductive line and a second portion of the conductive line adjacent to the first conductive layer, wherein a width of the first portion is larger than a width of the second portion.
- the material of the first conductive portion and the second conductive portion can be chosen from doped polysilicon, aluminum, copper or alloy of aluminum and copper.
- the conductive line structure further comprises a mask layer located over the second portion of the conductive line, wherein the material of the mask layer can be titanium/titanium nitride, silicon oxy-nitride, silicon oxide, silicon nitride or photoresist materials.
- the conductive line structure comprises a spacer located over the first portion of the conductive line and on the sidewall of the second portion of the conductive line and the mask layer, wherein the material of the spacer can be silicon oxide, silicon nitride, silicon oxynitride or polymer materials.
- the present invention further provides a conductive line structure.
- the conductive line structure comprises a first portion having a first line width and a second portion having a second line width and located over the first portion.
- the first line width of the first portion is larger than the second line width of the second portion.
- the material of the first portion and the second portion can be doped polysilicon, aluminum, copper or alloys of aluminum and copper.
- the conductive line structure further comprises a mask layer located over the second portion, wherein the material of the mask layer can be titanium/titanium nitride, silicon oxy-nitride, silicon oxide, silicon nitride or photoresist materials.
- the conductive line structure comprises a spacer located on the first portion and on the sidewall of the second portion and the mask layer, wherein the material of the spacer can be silicon oxide, silicon nitride, silicon oxy-nitride or polymer materials.
- FIGS. 1A through 1F are schematic diagrams showing the method of manufacturing the conductive lines according to a preferred embodiment of the invention.
- FIGS. 1A through 1F are schematic diagrams showing the method of manufacturing the conductive lines according to a preferred embodiment of the invention.
- a substrate 100 is provided.
- the substrate 100 can be, for example but not limited to, a polysilicon layer, a dielectric layer or a metal layer.
- the material of the substrate 100 is not limited to the materials recited above as long as the conductive lines can be formed on the material used to form the substrate.
- a conductive layer 102 is formed on the substrate 100 .
- the conductive layer can be formed from, for example, doped polysilicon, aluminum, copper or alloys of aluminum and copper, by sputtering or chemical vapor deposition.
- a mask layer 104 is formed on the conductive layer 102 .
- the mask layer 104 can be formed from, for example but not limited to, titanium/titanium nitride, silicon oxide, silicon nitride, silicon oxy-nitride or photoresist materials.
- a patterned photoresist layer 106 is formed on the mask layer 104 . By using the patterned photoresist layer 106 as a mask, a portion of the mask layer 104 is etched until the surface of the conductive layer 102 is exposed, so as to form a patterned mask layer 104 a (as shown in FIG. 1C ).
- the conductive layer 103 comprises a conductive layer 103 a covered by the patterned mask layer 104 a and a conductive layer 103 b located on the substrate 100 .
- the method of removing the portion of the conductive layer 102 can be a time-mode etching process. That is, the time for performing the etching process is predetermined and the etching process is stopped while the time is up.
- a spacer 108 is formed on the sidewalls of the patterned mask layer 104 a and the conductive layer 103 a .
- the method for forming the spacer 108 comprises the steps of forming a spacer material layer (not shown) over the substrate 100 and then performing an etching process to remove a portion of the spacer material layer.
- the spacer 108 can be made of, for example but not limited to, silicon oxide, silicon nitride, silicon oxy-nitride or polymer materials.
- a portion of the conductive layer 102 is removed until the surface of the substrate 100 is exposed, so as to form conductive lines 110 .
- the conductive layer 103 b (as shown in FIG. 1E ) is transformed into a conductive layer 103 c.
- a conductive line structure formed by using the manufacturing method according to the present invention is described bellow.
- the conductive line structure comprises two parts. One is a conductive layer 103 c and the other is a conductive layer 103 a .
- the conductive layer 103 a is located over the conductive layer 103 c .
- the line space 111 between the conductive layers 103 a is different from the line space 113 between the conductive layers 103 c .
- the line width of the conductive layer 103 c is larger than that of the conductive layer 103 a . That is, the line space 113 between the conductive layer 103 c is narrower than the line space 111 between the conductive layers 103 a .
- the materials of the conductive layer 103 a and the conductive layer 103 c can be doped polysilicon, aluminum, copper or alloys of aluminum and copper.
- the conductive line structure further comprises a mask layer 104 a located on the conductive layer 103 a .
- the material of the mask layer 104 a can be titanium/titanium nitride, silicon oxy-nitride, silicon oxide, silicon nitride or photoresist materials.
- the conductive line structure further comprises a spacer 108 located on the conductive layer 103 c and disposed on the sidewalls of the conductive layer 103 a and the mask layer 104 a .
- the material of the mask layer 108 can be silicon oxide, silicon nitride, silicon oxy-nitride or polymer materials.
- the line width may lead to increased sheet resistance of the conductive lines and decreased operation speed of the device.
- the spacer formed on the sidewall of a portion of the conductive layer is served as a mask during the subsequent etching process, the conductive lines possesses a relatively wide bottom portion (as shown in FIG. 1F ). Therefore, the problem of increased sheet resistance due to smaller line width can be solved. Hence, the operation speed of the device is not adversely affected while the line space is decreased.
- the spacer in the manufacturing method of the present invention, the line space between the conductive lines is decreased. Therefore, the conductive lines with a relatively narrow line space can be formed, instead of being limited by the limitations of the conventional photolithography process.
Abstract
A method of forming a conductive line suitable for decreasing a sheet resistance of the conductive lines. The method comprises steps of providing a material layer having a conductive layer formed thereon and forming a patterned mask layer on the conductive layer. In addition, a portion of the conductive layer is removed by using the patterned mask layer as a mask and a spacer is formed on a sidewall of the patterned mask layer and the conductive layer. A portion of the conductive layer is removed until the material layer is exposed to form a conductive line, wherein the spacer and the patterned mask layer serve as a mask.
Description
- This application claims the priority benefit of Taiwan application serial no. 94120391, filed on Jun. 20, 2005. All disclosure of the Taiwan application is incorporated herein by reference.
- 1. Field of Invention
- The present invention relates to a semiconductor device and the method of manufacturing the same. More particularly, the present invention relates to conductive lines and a method of manufacturing the same.
- 2. Description of Related Art
- In the semiconductor manufacturing processes, the metallization process of the integrated circuits plays a decisive role. Typically, the conductive lines are used to connect the devices to each other. The conventional method of forming the conductive lines comprises forming a metal layer over a semiconductor substrate and then forming a patterned photoresist layer on the metal layer. Further, by using the patterned photoresist layer as a mask, an etching process is performed on the conductive layer to form the conductive lines.
- However, as the integration of the integrated circuits keeps increasing, the pattern and the line width of the device are decreased. In addition, with the decreasing of the line width of the conductive line, the sheet resistance of the conductive line is increased. Therefore, the resistance-capacitance delay (RC delay) is increased and the operation speed of the device is adversely affected by the increment of the RC delay.
- Accordingly, at least one objective of the present invention is to provide a method of manufacturing conductive lines, capable of avoiding the sheet resistance of the conductive lines from being increased due to the decreasing of the line width. Hence, the operation speed of the device is not affected. Furthermore, the line width of the conductive line formed by using the method provided by the present invention is relatively small.
- At least another objective of the present invention is to provide a conductive line structure capable of decreasing the sheet resistance of the conductive lines. Furthermore, the line space of the conductive line is relatively narrow.
- To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a method of forming a conductive line suitable for decreasing a sheet resistance of the conductive lines. The method comprises steps of providing a substrate having a conductive layer formed thereon and then patterning the conductive layer in a predetermined state. Thereafter, a spacer is formed on the sidewall of the patterned conductive layer and then a portion of the patterned conductive layer is removed until the substrate-is exposed to form a conductive line, wherein the spacer serves as a mask.
- In the present invention, the method of forming the spacer comprises steps of forming a spacer material layer over the substrate and performing an etching process to remove a portion of the spacer material layer. Furthermore, the material of the spacer can be silicon nitride, silicon oxide, silicon oxy-nitride or polymer materials. Also, the material of the conductive layer can be doped polysilicon, aluminum, copper or alloys of aluminum and copper. Moreover, the method of forming the conductive layer can be sputtering or chemical vapor deposition. The substrate can be a polysilicon layer, a dielectric layer or a metal layer.
- The present invention also provides a conductive line structure. The conductive line structure comprises a first portion of a conductive line and a second portion of the conductive line adjacent to the first conductive layer, wherein a width of the first portion is larger than a width of the second portion.
- In the present invention, the material of the first conductive portion and the second conductive portion can be chosen from doped polysilicon, aluminum, copper or alloy of aluminum and copper. Also, the conductive line structure further comprises a mask layer located over the second portion of the conductive line, wherein the material of the mask layer can be titanium/titanium nitride, silicon oxy-nitride, silicon oxide, silicon nitride or photoresist materials. In addition, the conductive line structure comprises a spacer located over the first portion of the conductive line and on the sidewall of the second portion of the conductive line and the mask layer, wherein the material of the spacer can be silicon oxide, silicon nitride, silicon oxynitride or polymer materials.
- The present invention further provides a conductive line structure. The conductive line structure comprises a first portion having a first line width and a second portion having a second line width and located over the first portion. The first line width of the first portion is larger than the second line width of the second portion.
- In the present invention, the material of the first portion and the second portion can be doped polysilicon, aluminum, copper or alloys of aluminum and copper. Furthermore, the conductive line structure further comprises a mask layer located over the second portion, wherein the material of the mask layer can be titanium/titanium nitride, silicon oxy-nitride, silicon oxide, silicon nitride or photoresist materials. Also, the conductive line structure comprises a spacer located on the first portion and on the sidewall of the second portion and the mask layer, wherein the material of the spacer can be silicon oxide, silicon nitride, silicon oxy-nitride or polymer materials.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
-
FIGS. 1A through 1F are schematic diagrams showing the method of manufacturing the conductive lines according to a preferred embodiment of the invention. -
FIGS. 1A through 1F are schematic diagrams showing the method of manufacturing the conductive lines according to a preferred embodiment of the invention. - As shown in
FIG. 1A , asubstrate 100 is provided. Thesubstrate 100 can be, for example but not limited to, a polysilicon layer, a dielectric layer or a metal layer. Furthermore, the material of thesubstrate 100 is not limited to the materials recited above as long as the conductive lines can be formed on the material used to form the substrate. In addition, aconductive layer 102 is formed on thesubstrate 100. The conductive layer can be formed from, for example, doped polysilicon, aluminum, copper or alloys of aluminum and copper, by sputtering or chemical vapor deposition. - As shown in
FIG. 1B , amask layer 104 is formed on theconductive layer 102. Themask layer 104 can be formed from, for example but not limited to, titanium/titanium nitride, silicon oxide, silicon nitride, silicon oxy-nitride or photoresist materials. A patternedphotoresist layer 106 is formed on themask layer 104. By using the patternedphotoresist layer 106 as a mask, a portion of themask layer 104 is etched until the surface of theconductive layer 102 is exposed, so as to form apatterned mask layer 104 a (as shown inFIG. 1C ). - As shown in
FIG. 1D , after removing the patternedphotoresist layer 106, by using the patternedmask layer 104 a as a mask, a portion of theconductive layer 102 is removed to form aconductive layer 103. Theconductive layer 103 comprises aconductive layer 103 a covered by the patternedmask layer 104 a and aconductive layer 103 b located on thesubstrate 100. The method of removing the portion of theconductive layer 102 can be a time-mode etching process. That is, the time for performing the etching process is predetermined and the etching process is stopped while the time is up. - As shown in
FIG. 1E , aspacer 108 is formed on the sidewalls of the patternedmask layer 104 a and theconductive layer 103 a. The method for forming thespacer 108 comprises the steps of forming a spacer material layer (not shown) over thesubstrate 100 and then performing an etching process to remove a portion of the spacer material layer. Furthermore, thespacer 108 can be made of, for example but not limited to, silicon oxide, silicon nitride, silicon oxy-nitride or polymer materials. - As shown in
FIG. 1F , by using thespacer 108 and the patternedmask layer 104 a as a mask, a portion of theconductive layer 102 is removed until the surface of thesubstrate 100 is exposed, so as to formconductive lines 110. At the same time, theconductive layer 103 b (as shown inFIG. 1E ) is transformed into aconductive layer 103 c. - A conductive line structure formed by using the manufacturing method according to the present invention is described bellow.
- As shown in
FIG. 1F , the conductive line structure comprises two parts. One is aconductive layer 103 c and the other is aconductive layer 103 a. Theconductive layer 103 a is located over theconductive layer 103 c. The line space 111 between theconductive layers 103 a is different from the line space 113 between theconductive layers 103 c. In addition, the line width of theconductive layer 103 c is larger than that of theconductive layer 103 a. That is, the line space 113 between theconductive layer 103 c is narrower than the line space 111 between theconductive layers 103 a. The materials of theconductive layer 103 a and theconductive layer 103 c can be doped polysilicon, aluminum, copper or alloys of aluminum and copper. - In one embodiment, the conductive line structure further comprises a
mask layer 104 a located on theconductive layer 103 a. The material of themask layer 104 a can be titanium/titanium nitride, silicon oxy-nitride, silicon oxide, silicon nitride or photoresist materials. - In another embodiment, other than the
mask layer 104 a, the conductive line structure further comprises aspacer 108 located on theconductive layer 103 c and disposed on the sidewalls of theconductive layer 103 a and themask layer 104 a. The material of themask layer 108 can be silicon oxide, silicon nitride, silicon oxy-nitride or polymer materials. - Also, as the current trend of the integrated circuit technology moves toward higher integration of the device, decreasing the line width may lead to increased sheet resistance of the conductive lines and decreased operation speed of the device. Nevertheless, in the present invention, because the spacer formed on the sidewall of a portion of the conductive layer is served as a mask during the subsequent etching process, the conductive lines possesses a relatively wide bottom portion (as shown in
FIG. 1F ). Therefore, the problem of increased sheet resistance due to smaller line width can be solved. Hence, the operation speed of the device is not adversely affected while the line space is decreased. - Moreover, in the integrated circuit manufacturing process, by using the novel method of the present invention, it is unnecessary to re-design the pattern of the photomask. Hence, the cost is not increased and the reliability of the manufacturing process is increased.
- Furthermore, by using the spacer in the manufacturing method of the present invention, the line space between the conductive lines is decreased. Therefore, the conductive lines with a relatively narrow line space can be formed, instead of being limited by the limitations of the conventional photolithography process.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing descriptions, it is intended that the present invention covers modifications and variations of this invention if they fall within the scope of the following claims and their equivalents.
Claims (13)
1-6. (canceled)
7. A conductive line structure comprising:
a first portion of a conductive line; and
a second portion of the conductive line adjacent to the first portion of the conductive line, wherein a width of the first portion is larger than a width of the second portion.
8. The conductive line structure of claim 7 , wherein a material of the first conductive portion and the second conductive portion is selected from the group consisting of doped polysilicon, aluminum, copper and alloys of aluminum and copper.
9. The conductive line structure of claim 7 , further comprising a mask layer located over the second portion of the conductive line.
10. The conductive line structure of claim 9 , wherein a material of the mask layer is selected from the group consisting of titanium/titanium nitride, silicon oxy-nitride, silicon oxide, silicon nitride and photoresist materials.
11. The conductive line structure of claim 9 , further comprising a spacer located over the first portion of the conductive line and on sidewalls of the second portion of the conductive line and the mask layer.
12. The conductive line structure of claim 11 , wherein a material of the spacer is selected from the group consisting of silicon oxide, silicon nitride, silicon oxynitride and polymer materials.
13. A conductive line structure comprising:
a first portion having a first line width; and
a second portion having a second line width and located over the first portion, wherein the first line width of the first portion is larger than the second line width of the second portion.
14. The conductive line structure of claim 13 , wherein a material of the first portion and the second portion is selected from the group consisting of doped polysilicon, aluminum, copper and alloys of aluminum and copper.
15. The conductive line structure of claim 13 , further comprising a mask layer located over the second portion.
16. The conductive line structure of claim 15 , wherein a material of the mask layer is selected from the group consisting of titanium/titanium nitride, silicon oxy-nitride, silicon oxide, silicon nitride and photoresist materials.
17. The conductive line structure of claim 13 , further comprising a spacer located on the first portion and on sidewalls of the second portion and the mask layer.
18. The conductive line structure of claim 17 , wherein a material of the spacer is selected from the group consisting of silicon oxide, silicon nitride, silicon oxy-nitride and polymer materials.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/929,391 US20080048346A1 (en) | 2005-06-20 | 2007-10-30 | Method of fabricating conductive lines and structure of the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW094120391A TWI254352B (en) | 2005-06-20 | 2005-06-20 | Method of fabricating conductive lines and structure of the same |
TW94120391 | 2005-06-20 | ||
US11/236,961 US7307018B2 (en) | 2005-06-20 | 2005-09-27 | Method of fabricating conductive lines |
US11/929,391 US20080048346A1 (en) | 2005-06-20 | 2007-10-30 | Method of fabricating conductive lines and structure of the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/236,961 Continuation US7307018B2 (en) | 2005-06-20 | 2005-09-27 | Method of fabricating conductive lines |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080048346A1 true US20080048346A1 (en) | 2008-02-28 |
Family
ID=37573912
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/236,961 Active 2025-10-18 US7307018B2 (en) | 2005-06-20 | 2005-09-27 | Method of fabricating conductive lines |
US11/929,391 Abandoned US20080048346A1 (en) | 2005-06-20 | 2007-10-30 | Method of fabricating conductive lines and structure of the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/236,961 Active 2025-10-18 US7307018B2 (en) | 2005-06-20 | 2005-09-27 | Method of fabricating conductive lines |
Country Status (2)
Country | Link |
---|---|
US (2) | US7307018B2 (en) |
TW (1) | TWI254352B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100641980B1 (en) * | 2004-12-17 | 2006-11-02 | 동부일렉트로닉스 주식회사 | Interconnection line of semiconductor device and method of forming the same |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4931410A (en) * | 1987-08-25 | 1990-06-05 | Hitachi, Ltd. | Process for producing semiconductor integrated circuit device having copper interconnections and/or wirings, and device produced |
US5210435A (en) * | 1990-10-12 | 1993-05-11 | Motorola, Inc. | ITLDD transistor having a variable work function |
US5270254A (en) * | 1991-03-27 | 1993-12-14 | Sgs-Thomson Microelectronics, Inc. | Integrated circuit metallization with zero contact enclosure requirements and method of making the same |
US5462891A (en) * | 1993-04-23 | 1995-10-31 | Fuji Xerox Co., Ltd. | Process for manufacturing a semiconductor device using NH4 OH-H2 O2 based etchant for Ti based thin film |
US5913142A (en) * | 1997-07-22 | 1999-06-15 | Winbond Electronics Corp. | Method of improving the planarizaton of an inter-metal dielectric layer |
US6815337B1 (en) * | 2004-02-17 | 2004-11-09 | Episil Technologies, Inc. | Method to improve borderless metal line process window for sub-micron designs |
US6987038B2 (en) * | 2003-12-31 | 2006-01-17 | Dongbuanam Semiconductor Inc. | Method for fabricating MOS field effect transistor |
US7432198B2 (en) * | 2004-12-17 | 2008-10-07 | Dongbu Electronics Co., Ltd. | Semiconductor devices and methods of forming interconnection lines therein |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5017515A (en) * | 1989-10-02 | 1991-05-21 | Texas Instruments Incorporated | Process for minimizing lateral distance between elements in an integrated circuit by using sidewall spacers |
US5238872A (en) | 1990-12-11 | 1993-08-24 | Samsung Semiconductor, Inc. | Barrier metal contact architecture |
US5639688A (en) * | 1993-05-21 | 1997-06-17 | Harris Corporation | Method of making integrated circuit structure with narrow line widths |
US5538921A (en) * | 1994-12-22 | 1996-07-23 | At&T Corp. | Integrated circuit fabrication |
JP3453289B2 (en) * | 1997-11-28 | 2003-10-06 | 沖電気工業株式会社 | Semiconductor device and manufacturing method thereof |
KR100289389B1 (en) * | 1998-03-05 | 2001-06-01 | 김영환 | Capacitor fabrication method of semiconductor device |
TW451402B (en) * | 1999-04-19 | 2001-08-21 | United Microelectronics Corp | Manufacturing method of inter-metal dielectric layer |
KR100374228B1 (en) * | 2001-03-28 | 2003-03-03 | 주식회사 하이닉스반도체 | Method for forming a metal line |
US6525342B2 (en) | 2001-05-23 | 2003-02-25 | International Business Machines Corporation | Low resistance wiring in the periphery region of displays |
KR20030044619A (en) * | 2001-11-30 | 2003-06-09 | 주식회사 하이닉스반도체 | Method for forming wiring of a semiconductor device |
US20040203231A1 (en) * | 2003-04-14 | 2004-10-14 | Jung-Yuan Hsieh | Method for forming a semiconductor device with a contact plug |
-
2005
- 2005-06-20 TW TW094120391A patent/TWI254352B/en active
- 2005-09-27 US US11/236,961 patent/US7307018B2/en active Active
-
2007
- 2007-10-30 US US11/929,391 patent/US20080048346A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4931410A (en) * | 1987-08-25 | 1990-06-05 | Hitachi, Ltd. | Process for producing semiconductor integrated circuit device having copper interconnections and/or wirings, and device produced |
US5210435A (en) * | 1990-10-12 | 1993-05-11 | Motorola, Inc. | ITLDD transistor having a variable work function |
US5270254A (en) * | 1991-03-27 | 1993-12-14 | Sgs-Thomson Microelectronics, Inc. | Integrated circuit metallization with zero contact enclosure requirements and method of making the same |
US5462891A (en) * | 1993-04-23 | 1995-10-31 | Fuji Xerox Co., Ltd. | Process for manufacturing a semiconductor device using NH4 OH-H2 O2 based etchant for Ti based thin film |
US5913142A (en) * | 1997-07-22 | 1999-06-15 | Winbond Electronics Corp. | Method of improving the planarizaton of an inter-metal dielectric layer |
US6987038B2 (en) * | 2003-12-31 | 2006-01-17 | Dongbuanam Semiconductor Inc. | Method for fabricating MOS field effect transistor |
US6815337B1 (en) * | 2004-02-17 | 2004-11-09 | Episil Technologies, Inc. | Method to improve borderless metal line process window for sub-micron designs |
US7432198B2 (en) * | 2004-12-17 | 2008-10-07 | Dongbu Electronics Co., Ltd. | Semiconductor devices and methods of forming interconnection lines therein |
Also Published As
Publication number | Publication date |
---|---|
US7307018B2 (en) | 2007-12-11 |
TW200701311A (en) | 2007-01-01 |
TWI254352B (en) | 2006-05-01 |
US20060286731A1 (en) | 2006-12-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3300643B2 (en) | Method for manufacturing semiconductor device | |
US20120286395A1 (en) | Embedded capacitor device and methods of fabrication | |
US8653648B2 (en) | Zigzag pattern for TSV copper adhesion | |
US7592220B2 (en) | Capacitance process using passivation film scheme | |
US20080166851A1 (en) | Metal-insulator-metal (mim) capacitor and method for fabricating the same | |
KR100190261B1 (en) | Method of fabricating gate stack having a reduced height | |
US7808019B2 (en) | Gate structure | |
KR20090013038A (en) | Semiconductor wafer and manufacturing method for semiconductor device | |
JP2003273684A (en) | Device having inductor and capacitor, and fabrication method thereof | |
US7307018B2 (en) | Method of fabricating conductive lines | |
CN110931354B (en) | Semiconductor structure and method for manufacturing semiconductor structure | |
US6737222B2 (en) | Dual damascene process utilizing a bi-layer imaging layer | |
TWI717173B (en) | Memory devices and methods for forming the same | |
JP2007129030A (en) | Semiconductor device and its fabrication process | |
US8008148B2 (en) | Method of manufacturing M-I-M capacitor of semiconductor device | |
US7132364B2 (en) | Method for forming metal interconnect of semiconductor device | |
US7306989B2 (en) | Fabricating method of semiconductor device | |
US7585774B2 (en) | Method for fabricating metal line of semiconductor device | |
KR20040093565A (en) | Method of manufacturing semiconductor device | |
US20060079036A1 (en) | Method of manufacturing gate, thin film transistor and pixel | |
JP4162944B2 (en) | Manufacturing method of semiconductor device | |
JP2004273600A (en) | Method of manufacturing semiconductor device | |
US7550372B2 (en) | Method of fabricating conductive lines with silicide layer | |
JP2000232156A (en) | Manufacture of semiconductor device | |
JPH1197440A (en) | Manufacture of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |