US20080061388A1 - Devices and circuits based on magnetic tunnel junctions utilizing a multilayer barrier - Google Patents
Devices and circuits based on magnetic tunnel junctions utilizing a multilayer barrier Download PDFInfo
- Publication number
- US20080061388A1 US20080061388A1 US11/520,868 US52086806A US2008061388A1 US 20080061388 A1 US20080061388 A1 US 20080061388A1 US 52086806 A US52086806 A US 52086806A US 2008061388 A1 US2008061388 A1 US 2008061388A1
- Authority
- US
- United States
- Prior art keywords
- layer
- mtj
- ferromagnetic layer
- insulator barrier
- insulator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/10—Magnetoresistive devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
Definitions
- This application relates to devices and circuits based on magnetic tunnel junctions, including magnetic memory devices having magnetic tunnel junction cells that can be switched using a spin transfer torque effect.
- a magnetic or magnetoresistive tunnel junction can include at least three layers: two ferromagnetic layers and a thin layer of a non-magnetic insulator as a barrier layer between the two ferromagnetic layers.
- the insulator material for the middle barrier layer is not electrically conductive and hence functions as a barrier between the two ferromagnetic layers.
- the thickness of the insulator is sufficiently thin, e.g., a few nanometers or less, electrons in the two ferromagnetic layers can “penetrate” through the thin layer of the insulator due to a tunneling effect under a bias voltage applied to the two ferromagnetic layers across the barrier layer.
- the resistance to the electrical current across the MTJ structure varies with the relative direction of the magnetizations in the two ferromagnetic layers.
- the resistance across the MTJ structure is at a minimum value R P .
- the resistance across the MTJ is at a maximum value R AP .
- the magnitude of this effect can be characterized by a tunneling magnetoresistance (TMR) defined as (R AP ⁇ R P )/R P .
- the relationship between the resistance to the current flowing across the MTJ and the relative magnetic direction between the two ferromagnetic layers in the TMR effect can be used for various applications including nonvolatile magnetic memory devices to store information in the magnetic state of the MTJ.
- Magnetic random access memory (MRAM) and other magnetic memory devices based on the TMR effect may be an alternative to and compete with electronic RAM devices in various applications.
- one ferromagnetic layer is configured to have a fixed magnetic direction and the other ferromagnetic layer is a “free” layer whose magnetic direction can be changed to be either parallel or opposite to the fixed direction.
- Information is stored based on the relative magnetic direction of the two ferromagnetic layers on two sides of the barrier of the MTJ.
- binary bits “1” and “0” may be recorded as the parallel (P) and anti-parallel (AP) orientations of the two ferromagnetic layers in the MTJ.
- Recording or writing a bit in the MTJ can be achieved by switching the magnetization direction of the free layer by, e.g., applying a writing magnetic field to the free layer or driving a current flowing across the MTJ based on the spin torque transfer effect.
- the current switching based on the spin transfer effect may be used for high-density magnetic memory devices in part because the current required for current induced switching of the magnetization of the recording layers has been steadily decreasing as the device density grows following the scaling down rule compatible to semiconductor or CMOS technology evolution.
- the threshold of the spin-transfer switching current density Jc is now achievable at about 10 6 A/cm 2 and can continue to decrease. This reduction of the spin-transfer switching current density Jc can lead to lower power consumption and smaller dimensions for the isolation transistor used in current switching MTJ-based MRAM devices.
- the current required for changing the magnetization of the free layer for recording data can be as small as 0.1 mA and is much lower than the current typically used for producing the switching magnetic field in the magnetic field switching MTJ.
- the degree of integration for MTJ cells can be approximately equal to that of DRAM cells and the write and readout times are expected to be comparable to those of SRAM cells.
- the MTJ cells based on the spin torque transfer switching can be used in high density memory devices and other applications.
- a device is described to include a magnetoresistive tunnel junction (MTJ) which includes a free ferromagnetic layer having a magnetization direction that is changeable, a pinned ferromagnetic layer having a magnetization direction fixed along a predetermined direction; and an insulator barrier structure between the free and pinned ferromagnetic layers.
- the insulator barrier structure includes at least first and second insulator barrier layers that have different dielectric constants.
- this specification describes a device that includes a magnetoresistive tunnel junction (MTJ) including a free ferromagnetic layer having a magnetization direction that is changeable, a pinned ferromagnetic layer having a magnetization direction fixed along a predetermined direction, and an insulator barrier structure between the free and pinned ferromagnetic layers.
- the insulator barrier structure includes at least first and second insulator barrier layers that have different electrical barrier energies to provide different electrical properties when two opposite electrical bias voltages are applied between the free ferromagnetic layer and the pinned ferromagnetic layer.
- a method is described to provide a control circuit for a magnetoresistive tunnel junction (MTJ) to apply a forward electrical bias or a reversed electrical bias across the MTJ to effectuate a switching of a magnetization direction in the MTJ via a spin torque transfer effect.
- the control circuit has an electrical asymmetry in applying the forward electrical bias and the reversed electrical bias.
- a multilayer structure is provided as the MTJ to include a free ferromagnetic layer having a magnetization direction that is changeable, a pinned ferromagnetic layer having a magnetization direction fixed along a predetermined direction, and an insulator barrier structure between the free and pinned ferromagnetic layers.
- the insulator barrier structure includes at least first and second insulator barrier layers that have different electrical properties of the MTJ under the forward electrical bias and the reversed electrical bias to negate the electrical asymmetry of the control circuit in applying the forward electrical bias and the reversed electrical bias at the bi-layer MTJ.
- FIG. 1 shows one example of a typical MTJ cell having a single insulator barrier layer of a single insulator material.
- FIG. 2A shows an example MTJ circuit based on the spin transfer effect where the MTJ cell is connected to a single transistor to control a driving current applied to the MTJ cell.
- FIG. 2B shows an equivalent circuit for the example MTJ circuit in FIG. 2A when the driving current direction is reversed.
- FIGS. 3A and 3B show MTJ properties of an example MTJ cell with respect to the voltage bias applied across the MTJ, cell.
- FIG. 4 shows the saturated currents from the transistor to the MTJ cell of FIG. 1 under the two bias directions as a function of the gate width of the transistor that operates the MTJ cell.
- FIG. 5 shows an exemplary MTJ cell with a bi-layer insulator barrier.
- FIGS. 6A and 6B show typical device properties of the MTJ cell in FIG. 5 .
- FIG. 7 shows the saturated currents from the transistor to the MTJ cell of FIG. 5 under the two bias directions as a function of the gate width of the transistor that operates the MTJ cell.
- FIG. 8A shows another exemplary MTJ cell with a bi-layer insulator barrier with top pin structure.
- FIG. 8B shows improved symmetry in current of spin torque transfer induced switching of magnetization using the MTJ cell of FIG. 8A , as compared with using the MTJ cells of FIGS. 1 and 5 .
- FIG. 9A shows an example of a hybrid MTJ cell structure which stacks a spin valve over an MTJ cell in FIG. 5 with a shared free layer.
- FIG. 9B shows an example of a hybrid MTJ cell structure which stacks a spin valve stacks underneath an MTJ cell in FIG. 5 with a shared free layer.
- FIGS. 10A and 10B show examples of hybrid MTJ cell structures which stacks two MTJ cells together with a shared free layer and one MTJ cell has a bi-layer barrier layer in FIG. 5 .
- FIG. 11 shows an example of an MTJ cell array using the MTJ cell design in FIGS. 5 , 8 A, 9 A, 9 B, 10 A or 10 B.
- FIG. 1 illustrates an example of a typical MTJ 100 .
- the MTJ is formed on a substrate 101 of a suitable material such as a Si substrate.
- the MTJ 100 is constructed on one or more seed layers 102 directly formed on the substrate 101 .
- an antiferromagnetic (AFM) layer 113 e.g., a layer of PtMn and IrMn, is first formed and then a first ferromagnetic layer 111 is formed on top of the AFM layer 113 . After the post annealing, the ferromagnetic layer 111 is then pinned with a fixed magnetization.
- AFM antiferromagnetic
- insulator barrier layer 130 On top of the first ferromagnetic layer 111 is a thin insulator barrier layer 130 such as a metal oxide layer. In most MTJ designs, this insulator barrier layer 130 is made of a single material. A second ferromagnetic layer 112 is formed directly on top of the barrier layer 130 . In addition, at least one capping layer 114 is formed on top of the second ferromagnetic layer 112 to insulate the MTJ from being exposed to the exterior environment and hence to protect the MTJ.
- the magnetization of the ferromagnetic layer 112 is not pinned and can be freely changed to be either parallel (P) to or anti-parallel (AP) to the fixed magnetization of the pinned layer 111 .
- the ferromagnetic layer 112 is a free layer (FL) and has its magnetic easy axis substantially along the fixed magnetization direction of the pinned layer 111 and its magnetically hard axis substantially perpendicular to the easy axis.
- the control of the magnetization of the ferromagnetic layer 112 can be through an external write magnetic field in a field switching design, or a write current perpendicularly flowing through the MTJ in a spin torque transfer switching design.
- a magnetic field in the field operating range, or an applied current across the junction in the current operating range, can force the magnetization of the free layer 112 to be substantially parallel to or substantially opposite to the fixed magnetization of the pinned layer 111 .
- Typical magnetic systems have competing energy contributions that prevent a perfect parallel or antiparallel alignment of the magnetic domains or nanomagnets in each ferromagnetic layer.
- MTJS the dominant contribution to the energy state of the nanomagnets within the free layer 112 tends to force the nanomagnets into the parallel or antiparallel alignment, thus producing a substantial parallel or antiparallel alignment.
- each cell may be elliptically shaped and elongated to provide the shape anisotropy in the magnetic recording layer of the MTJ cell to spatially favor a particular magnetization direction as the easy axis in order to increase the stability of the MTJ cell against perturbations to the magnetization of the MTJ cell, e.g., thermal fluctuation.
- the MTJ 100 in FIG. 1 can be electrically biased in a forward bias configuration and in a reversed bias configuration.
- the electrical potential applied to the free layer 112 is higher than that at the pinned layer 111 so that the driving current flows from the free layer 112 to the pinned layer 111 across the junction. Electrons are driven across the junction from the pinned layer 111 to the free layer 112 .
- the electrical potential applied to the free layer 112 is lower than that at the pinned layer 111 so that the electrons are driven from the free layer 112 to the pinned layer 111 across the junction.
- FIGS. 2A and 2B show equivalent circuits for an example memory cell circuit 200 using an MTJ based on the spin torque transfer (STT) effect where the MTJ cell is connected to a single transistor under the forward and reversed bias conditions.
- a single select transistor 210 with a gate 211 , a drain 212 and a source 213 is used to control the driving current in a MTJ cell 201 which switches its magnetization direction based on the spin torque transfer (STT) effectuated by the driving current.
- This memory cell circuit 200 is known as a single select transistor per MTJ cell design (1T1MTJ). Drain voltage bias node 214 and source voltage bias node 216 are used to apply bias voltages to the drain 212 and the source 213 , respectively.
- the MTJ cell 201 is connected between the drain voltage bias node 214 and the drain terminal 212 of the transistor 210 .
- the free layer 112 is electrically connected to the drain voltage bias node 214 and the pinned layer 111 is electrically connected to the drain terminal 212 of the select transistor 210 .
- the MTJ cell 201 is electrically biased in the forward direction when the voltage at the voltage bias node 214 is higher than the voltage at the voltage bias node 216 and is electrically biased in the reversed direction when the voltage at the voltage bias node 214 is lower than the voltage at the voltage bias node 216 .
- a control circuit is electrically coupled to the circuit 200 to control the bias voltages at the nodes 214 and 216 to apply the driving current through the MTJ cell 201 in either the forward direction in FIG. 2A when the source terminal 213 of the select transistor is grounded and the bias node 214 is set at a positive voltage or the reversed direction in FIG. 2B when the drain terminal 212 is grounded and the bias node 216 is set a positive voltage.
- These two different electrical configurations of the 1T1MTJ circuit 200 are not symmetrical.
- the MTJ cell 100 in FIG. 1 is, however, electrically symmetric in both bias directions when the top and bottom electrodes are identically or similarly structured.
- the asymmetry in the circuit electrical configurations in the forward and reversed bias directions for the 1T1MTJ circuit 200 in FIGS. 2A and 2B causes a difference in the output current in the two circuit configurations.
- Such asymmetry of the cell circuitry can complicate the operation of the MTJ cell 100 and compromise or degrade the performance of devices using such MTJ structures.
- FIGS. 3A and 3B show examples of dependencies of the MTJ resistance R and tunneling magnetoresistance (TMR) on the voltage bias applied across an MTJ cell based on the design in FIG. 1 .
- TMR tunneling magnetoresistance
- FIG. 3A shows the MTJ resistance R at the parallel (P) direction shown in the bottom curve and anti-parallel (AP) direction shown in the top curve as a function of the bias voltage V for an MTJ cell with an amorphous barrier Al 2 O 3 based on the design in FIG. 1 .
- the MTJ resistance R is approximately symmetric for the forward (V>0) and reversed (V ⁇ 0) bias voltages.
- MTJ cell structures based on the design in. FIG. 1 may use either amorphous barriers such as Al 2 O 3 or crystalline barriers such as MgO crystalline materials.
- FIG. 3B shows the bias dependences of the TMR for either amorphous barriers such as Al 2 O 3 or for crystalline barriers such as MgO.
- the TMR values exhibit approximately symmetric variation as a function of the bias voltage applied, in particular for amorphous barriers, when the top and bottom electrodes are designed similarly.
- an MTJ with a crystalline barrier shows more pronounced bias dependence in the reversed bias direction than a MTJ with an amorphous barrier when other device parameters are identical or similar.
- MTJ cells based on the design in FIG. 1 having identically or similarly structured top and bottom electrodes exhibit approximately symmetric bias dependences with respect to the bias applied and thus tend to behave differently when the MTJ circuit is asymmetric in the forward and reversed configurations.
- FIG. 4 further shows the currents across the MTJ cell 201 based on the design in FIG. 1 connected in the 1T1MTJ memory cell circuit 200 in FIGS. 2A and 2B under the forward (A) and reversed (B) bias configurations as a function of the gate width (W) of the select transistor 210 .
- the currents in the forward and reversed directions are different at a given transistor width and their differences vary with the transistor width.
- a write current is applied in the forward direction to record a “0” bit and in the reversed direction to record a “1” bit.
- the currents generated by the select transistor 210 in the forward and reversed directions are different for a given transistor gate width due to the asymmetry of the transistor circuit, wherein the resistance R of the MTJ essentially remains the same under the two opposite directions of the electrical bias across the MTJ.
- the resistance of the MTJ may change based on the TMR ratio of the MTJ cell as shown in FIGS. 3A and 3B .
- the asymmetry from the circuit still exists and leads to the asymmetry in the driving current. This asymmetry complicates the control and operations of the 1T1MTJ memory circuit and can be compensated either electronically in the driving circuitry or structurally in designing the MTJ cells.
- FIG. 5 shows one example of a MTJ 500 that includes two different insulator barrier layers 511 and 512 as the barrier layer 510 between the free layer 112 and the pinned layer 111 to break the symmetry in the MTJ design in FIG. 1 .
- the barrier layer 510 includes two or more different insulator barrier layers that are electronically different from one another (e.g., dielectric constants) to create asymmetry in the MTJ resistance R in the forward and reversed directions. At least one of the different insulator barrier layers can be made of an amorphous material or a crystalline material. As an example, the barrier layer 510 is shown as a bi-layer having two different insulator barrier layers 511 and 512 . In one implementation, for example, the two insulator barrier layers 511 and 512 can be of the same thickness but have different dielectric constants.
- the dielectric constant of the insulator barrier 512 on the side of the MTJ with the pinned layer 111 is larger than that of the insulator barrier layer 511 on the other side of the MTJ 500 .
- a larger portion of the bias voltage is applied to the insulator barrier layer 511 adjacent to the free layer 112 and the insulator barrier layer 512 adjacent to the pinned layer 111 functions as a flat barrier under both forward and reversed biases.
- Both of the insulator barrier layers 511 and 512 can be made of amorphous materials in some implementations and crystalline materials in other implementations.
- the differences in the insulator barrier layers 511 and 512 can be designed to produce an asymmetry which negates the asymmetry in the forward and reversed bias configurations of the 1T1MTJ circuit in FIGS. 2A and 2B .
- FIGS. 6A and 6B show the MTJ resistance R and the TMR as a function of the voltage bias applied across the MTJ cell 500 in FIG. 5 .
- the built-in difference between the insulator barrier layers 511 and 512 in the design in FIG. 5 creates an asymmetry in the MTJ.
- FIG. 6A shows the MTJ resistance R in the parallel (P) alignment or state and anti-parallel (AP) alignment or state between the free layer 112 and pinned layer 111 .
- the MTJ tunnel current exhibits a positive dependence on the forward bias voltage, i.e., increases in magnitude with the magnitude of the applied voltage, and a negative dependence on the reversed bias voltage, i.e., decreases in magnitude with the magnitude of the applied voltage.
- the bias dependence of the MTJ resistance R for the MTJ 500 with a bi-layer barrier in FIG. 5 is nearly a monotonic function of the bias voltage in the range from ⁇ 500 V to +500 V in which the MTJ resistance R nearly monotonically decreases as the bias voltage changes from ⁇ 500 V to +500 V.
- the two barrier layers 511 and 512 may be equal in thickness and have different barrier heights with an approximate barrier height ratio E A /E B of 2 above the Fermi energy.
- FIG. 6B shows the dependence of TMR on the bias voltage on the MTJ 500 in FIG. 5 .
- the bias dependence of the TMR in the MTJ 500 with a bi-layer barrier in FIG. 5 is significantly reduced at the reverse bias in comparison with bias dependence of TMR for the MTJ 100 with a single-layer barrier in FIG. 1 .
- the bi-layer insulator barrier 510 in FIG. 5 allows electrons to experience different effective barrier heights in the insulator 511 under the forward and reversed bias such that the tunnel current and MTJ resistance are different.
- the tunnel current and MTJ resistance are modified by the bi-layer configuration such that the bi-barrier MTJ 500 has an asymmetrical spin polarized tunnel effect under the forward and reversed biases.
- the thickness and barrier height of both barriers can be set properly to assure that the asymmetry of tunneling and the modulation of the alignment of magnetic layers on tunneling can match each other.
- the parameters of the bi-layer barrier 510 can be selected to adjust the resistance of the MTJ when the polarizations of the free layer 112 and the pinned layer 111 are parallel at a range of values which can change significantly, e.g., by a percentage change from 50% to 100% at both bias points corresponding to switching from the parallel state to the anti-parallel state (P-AP) and switching from the anti-parallel state to the parallel state (AP-P) of the magnetization of the free layer 112 due to the spin torque transfer effect.
- This change in resistance is different from that contributes to the TMR but from asymmetric bias dependences of either P-state or AP-state resistance.
- This adjustability of the MTJ resistance R can be used to compensate for the current asymmetry of the 1T1MTJ circuitry.
- FIG. 7 shows the driving currents from the select transistor as a function of the transistor width (W) in both forward bias (A) and reversed bias (B) for the MTJ 500 with a bi-layer barrier in FIG. 5 using the 1T1MTJ circuitry shown in FIGS. 2A and 2B .
- the built-in asymmetry in the bi-layer structure of the insulator barrier layer in FIG. 5 negates the asymmetry in the driving current in the forward and reversed bias directions in the 1T1MTJ circuit.
- the difference in the currents in the two bias directions is almost eliminated as compared to that in the MTJ 100 with a single-layer barrier in FIG. 1 .
- the currents provided by the select transistor vary with the gate width of the select transistor in essentially the same manner in the design in FIG. 5 . This is very different from the behavior of the MTJ 100 with a single insulator barrier layer in FIG. 1 as shown in FIG. 4 . Therefore, the bi-layer design for the insulator barrier layer can significantly improve the MTJ programming asymmetry as the circuit size reduces.
- the MTJ in FIG. 5 having the bi-layer barrier design can be used to achieve approximately balanced currents in the forward and reversed bias conditions. However, the MTJ in FIG. 5 still exhibits asymmetry in TMR under the forward and reversed bias configurations.
- the MTJ in FIG. 5 When switching from the parallel (P) state to the anti-parallel (AP) state, the MTJ in FIG. 5 is under the forward bias and thus the TMR value is less than the corresponding TMR value when the MTJ is under the reserved bias.
- FIG. 8A shows a MTJ design 800 with a bi-layer barrier layer 510 in a “top pin” structure where the positions of the free layer 112 and the pinned layer 511 are reversed from the design in FIG. 5 .
- the MTJ is under a reversed bias when switching from the parallel state to the anti-parallel state and thus the TMR is enhanced than the TMR when the MTJ is under the forward bias in switching from the parallel state to the anti-parallel state as in the MTJ design in FIG. 5 .
- the MTJ 800 in FIG. 8A can reduce the asymmetry in both the circuitry driving currents under two different bias configurations, and the critical STT P-AP switching current for switching from the parallel state to the anti-parallel state that for the write operation due to TMR or spin polarization enhancement at this reversed bias direction.
- FIG. 8B shows the dependence of the MTJ resistance R on the switching current across the MTJ for MTJ cells in FIGS. 1 and 8A .
- This comparison between the MTJ cells in FIGS. 1 and 8 illustrates the improved performance and reduced asymmetric behaviors in writing data using spin torque transfer.
- the switching from the parallel state to the anti-parallel state in the MTJ in FIG. 8A requires a less current than that in the MTJ in FIG. 1 for the same write operation because of the enhanced TMR in FIG. 8A .
- this difference in the switching current for the P-AP switching can be significant in terms of smaller overdrive current required in the device design. Accordingly, a single-barrier MTJ cell based on the design in FIG. 1 may require a significantly higher current to accomplish the P-AP switching than what is needed in the bi-layer MTJ cell in FIG. 8A .
- a 1T1MTJ circuitry with a conventional single-barrier MTJ usually generates a smaller current due to the asymmetry of CMOS performance as compared with that in the other bias direction.
- This mismatch between the STT performance of a magnetic cell and the CMOS characteristics can significantly limit the memory cell efficiency.
- the requirement for a large driving current suggests that a larger COMS transistor is needed to provide the sufficient current for the bit programming.
- the use of a large CMOS transistor can increase the size of each cell to accommodate for the size of the large transistor and thus can reduce the memory cell density.
- the use of a bi-barrier MTJ cell provides the unique bias dependence on the reverse bias direction.
- the spin polarization factor of the memory cell can be enhanced due to a larger TMR as compared to that for conventional MTJ cells in the same bias direction, so that the current for bit switching in this specified direction is reduced, indicating well-balanced currents in terms of the P-AP switching and the AP-P switching.
- the reduced switching current allows for a smaller CMOS transistor to be used as the select transistor and thus increases the cell density.
- the bi-layer barrier design described above can be used in various implementations to achieve a number of advantages or technical features.
- the bi-layer barrier can be designed to balance write currents in writing both “0” and “1” data states without creating differences in the writing currents for a well-balanced circuit design.
- circuit asymmetry in CMOS circuitry can occur in MTJ cells with a single insulator barrier layer made of a single insulator material. This circuitry asymmetry leads to unbalanced currents for switching the MTJ under the two different bias directions. Therefore, this unbalance in the currents presents a risk for increasing the current unnecessarily in one bias direction to provide a sufficient current in the other opposite bias direction for writing a bit.
- the bi-layer barrier design can create a built-in unbalance in the MTJ so that the currents in both bias directions can be well-balanced. From the circuitry design point of view, there is no extra cost at the memory cell density and power dissipation.
- the bi-layer barrier design described above can be used in various implementations to reduce the voltage drop across MTJ cell to achieve better MTJ reliability and endurance. This is a result of the balanced write currents in the MTJ cell in both bias directions.
- the select transistor or a CMOS for the MTJ cell generates a symmetric current in both current directions and the current can vary only with the CMOS gate width of the transistor manufactured by using a fixed technology node and operated under a fixed applied voltage. This property of the driving current for the MTJ cell can facilitate the memory design with improved reliability by eliminating the possible too large overdrive current in one specified current direction.
- the bi-layer barrier design does not significantly affect the reading of the MTJ cell and the reading signal.
- the TMR dependence on the bias is negligibly small at a very small bias range ( FIG. 6B ). Because the readout of the MTJ cell is carried out under a small voltage bias, the bi-layer barrier design does not impact the read scheme or the reading signal.
- the bi-layer barrier design described above can be used in various implementations to reduced the unit cell area and thus to achieve a high memory density.
- a bi-barrier MTJ can produce a large TMR signal, i.e., a larger spin polarized factor at the reverse direction that contributes to reduce asymmetry of spin polarized current needed for a bit switching or to reduce the current required to realize P-AP switching using spin torque transfer.
- a smaller current is used irrespective of current direction or configuration of magnetic layers within the bi-barrier MTJ cell. Therefore, the CMOS size can be used with this reduction in the switching current to increase the memory cell density.
- FIG. 9A shows a hybrid structure 900 A which stacks a spin valve 901 over an MTJ 902 based on the bi-layer barrier design in FIG. 5 .
- this design can reduce the circuitry asymmetry under the two different bias configurations.
- the lower part of the hybrid structure 900 A is the same as the MTJ in FIG. 5 .
- a spacer layer 910 , a second pinned layer 920 and a second anti-ferromagnetic layer 930 are formed to make up the spin valve 901 .
- the spin value 901 and the bottom MTJ share the free layer 112 .
- the spacer layer 910 in the spin valve 901 can include one or more nonmagnetic and electrically conductive spacer layers 610 (e.g., metal layers).
- the spacer layer 910 can be a single layer of a metal material such as Cu or a composite nonmagnetic conductive structure with multiple layers.
- This hybrid structure 900 can be operated by the spin-transfer switching operation where the driving current perpendicularly flowing through the structure controls the spin value to change the direction of the magnetization of the free layer. The driving current, in turn, controls the magnetoresistance across the bottom MTJ via control of the free layer 112 .
- the spacer layer 910 may also be replaced by using an insulator barrier layer to change the spin valve 901 into a second MTJ that is stacked over the bottom MTJ.
- a single-layer insulator barrier layer may be used in the second MTJ. This design effectuates a serial connection of two MTJ resistors.
- FIG. 9B shows a hybrid structure 900 B which stacks a spin valve 901 underneath an MTJ 902 based on the bi-layer barrier design in FIG. 5 .
- the design in FIG. 9B can be implemented to achieve certain advantages. For example, like the design in FIG. 8A , this design in FIG. 9B can reduce the circuitry asymmetry under the two different bias configurations. Second, this design in FIG. 9B can reduce the critical STT P-AP switching current required for write operation due to TMR or spin polarization enhancement at reversed bias direction. The second advantage is not expected in the design in FIG. 9A .
- FIGS. 9A and 9B may be modified to effectuate two stacked MTJ cells by replacing the spacer layer 910 with an insulator barrier layer 1010 to change the spin valve 901 into a second MTJ that is stacked over the bottom MTJ.
- FIGS. 10A and 10B show two examples where a second MTJ 1001 replaces the spin valve in FIGS. 9A and 9B .
- the second MTJ 1001 shares a common free layer, the free layer 112 , with the MTJ 902 .
- This design effectuates a serial connection of two MTJ resistors.
- the insulator barrier layer 1010 can be made of a single-layer insulator barrier layer or a composite structure of two or more insulator barrier layers.
- An insulator material used in the layer 1010 can be a material used for the layers 511 or 512 , or a different material.
- the layer 1010 can include an oxide such as a porous oxide, a nitride, or a nitrioxide.
- the two different insulator barrier layers 511 and 512 in FIGS. 5 , 8 A, 9 A, 9 B, 10 A and 10 B may be implemented in various configurations.
- Examples of materials for the barrier layer 512 with a large dielectric constant include AlOx, TiOx, ZnOx, ZrOx, HfOx, NbOx, ZnOx, YOx and CeOx, where x is the relative atomic weight of oxygen in each composition.
- materials for the insulator barrier layer 511 with a low dielectric constant include MgO and AlOx.
- Examples of the material composition of the bi-layer insulator barrier layer 510 include TiOx/AlOx, TiOx/MgO, AlOx/MgO, TiOx/ZrOx, TiOx/HfOx, TiOx/YOx, NbOx/AlOx, CeOx/AlOx, and CeOx/MgO.
- the individual layers for the bi-barrier layer can be with thickness between 5 ⁇ and 50 ⁇ .
- the tunneling barrier layer for each of the layers 511 and 512 in FIGS. 5 , 8 A, 9 and 10 can be implemented in various configurations beyond the specific examples described above.
- one of the tunneling barrier layers 511 and 512 can be a single amorphous or crystalline layer of an insulator material and can be one or a combination of two or more of an oxide, a nitride and a nitrioxide.
- one of the barrier layers 511 and 512 can be an oxide of one of Al, Ti, Zn, Zr, Hf, Nb, Zn, Ce, Ta, Mg.
- a tunneling barrier layer 511 or 512 can be a composite layer that includes two or more different insulator barrier layers, such as a multilayer of the above films with crystalline structure or with amorphous states.
- a barrier layer with a thickness between 5 ⁇ and 50 ⁇ can be processed by depositing original metal starting material and then oxidizing the deposited films using natural oxidation and/or plasma oxidation, or by rf sputtering original oxide starting material so that there is tunneling current across the barrier.
- the resistance-area product range of the barrier is between 10 and 100 ⁇ - ⁇ m 2 .
- the structure of the interfaces between the barrier and free layer as well as the barrier and the pinned layer can be optimized to achieve a large spin polarization of electrons as well as a tunneling magneto-resistance (TMR) values (e.g., TMR>20%).
- TMR tunneling magneto-resistance
- FIGS. 5 , 8 A, 9 and 10 Various examples for other layers in FIGS. 5 , 8 A, 9 and 10 are described below.
- the free layers (FL) are Co, Fe, Ni or their alloys with crystalline structure or with amorphous states modified by boron or other amorphous forming elements addition at different composition (0-30 at. %).
- the saturation magnetization of the free layer can be adjusted between 400-1500 emu/cm 3 by varying the composition of amorphous forming elements.
- the layer thickness may be controlled so that the output signal (while optimizing current induced switching) remains at an acceptable level.
- the free layer can be a single layer or a multiple layer configuration.
- a ferromagnetic or ferrimagnetic material can be used.
- the individual layers of the multiple layer configurations can be either a combination of different magnetic materials, which are either ferromagnetic or ferrimagnetic, or a combination of magnetic and non-magnetic layers such as synthetic anti-ferromagnetic or synthetic ferromagnetic layers where two ferromagnetic layers are separated by a non-magnetic spacer.
- the spacer layer used in this synthetic structure also provides advantage of a diffusion stop layer against the possible diffusion of Mn element used in an antiferromagnetic layer into a barrier layer.
- a ferromagnetic layer in the free layer can include Co, CoFe(5-40%), CoFe(5-40%)B(5-30%) CoFe(5-40%)Ta(5-30%), NiFe( ⁇ 15-25%), CoNiFe(5-40%), CoPt(5-40%), CoPd(5-40%), FePt(5-40%), Co 2 Mn(Al,Si), Co 2 (Cr,Fe) (Al, Si), CoFeB, NiFe, CoFeNiB, CoFeVB or CoFeTaB.
- a ferrimagnetic layer within the free layer can be CoGd(15-35%) or FeGd(10-40%).
- a non-magnetic spacer within the free layer can be Ru, Re or Cu. All compositions listed above are in atomic percent. Examples of multi-layer configurations for the free layer include, CoFeB/Ru/NiFe, CoFeB/Ru/CoFeNiB, CoFeB/Ru/CoFeVB, and CoFeB/Ru/CoFeTaB for improved MTJ performance.
- the pin layer (PL) can be made from Co, Fe, Ni or their alloys with a crystalline structure or with amorphous states modified by boron or other amorphous forming elements addition at different composition(0-30 at. %).
- the pin layer can be a single layer or a multiple layer configuration.
- a ferromagnetic or ferrimagnetic material can be used.
- the individual layers of the multiple layer configurations can be either a combination of magnetic materials, which are either ferromagnetic or ferrimagnetic, or a combination of magnetic and non-magnetic layers (such as synthetic anti-ferromagnetic where two ferromagnetic layers are separated by a non-magnetic spacer).
- the ferromagnetic layers can be Co, CoFe(5-40%), CoFe(5-40%)B(5-30%) CoFe(5-40%)Ta(5-30%), NiFe( ⁇ 20%), CoPt(5-40%), CoPd(5-40%), FePt(5-40%), Co 2 Mn(Al, Si) or Co 2 (Cr,Fe) (Al, Si).
- Ferrimagnetic layers can be CoGd(15-35%) or FeGd(10-40%).
- the non-magnetic spacer can be Ru, Re or Cu. All compositions are in atomic percent.
- the barrier layer 130 described above for MTJ cells is replaced by a non-magnetic metal spacer layer.
- the spacer material include Cu, Ag, Pt, Ru, Re, Rh , Ta, Ti, combinations of two or more these metals, or alloys of these metals.
- the non-magnetic spacer layer can be a composite nonmagnetic conductive structure with multiple layers such as one or more of the above metals in combination with a nano-oxide layer (NOL) or current confinement layer insertion.
- NOL nano-oxide layer
- Examples of the composite nonmagnetic conductive structure as an NOL can be two metal layers with a thin layer of a nano-oxide layer in between, such as an oxide of an AlCu alloy, Ta, Ti, or a CoFe alloy between two Cu layers: Cu/AlCu/Ox/Cu, Cu/Ta/Ox/Cu, Cu/Ti/Ox/Cu, Cu/thin CoFe/Ox/Cu.
- Cu can be replaced by other non-magnetic conductive metals.
- the non-magnetic spacer may be formed by first depositing original metal starting material and then oxidizing the deposited films using natural oxidation and/or plasma oxidation, or by rf sputtering an original oxide starting material.
- the starting metal material may use the materials similar to pin or free layer material such as magnetic material CoFe, CoFeB, and non magnetic material Al, Ta, Ru, and Ti.
- the current confinement layer can be, for example, Cu/CoFe, FeSi, Al, Ta, Ru or Ti/NOL/Cu.
- FIG. 11 illustrates an exemplary MTJ cell array for an MRAM device where each MTJ cell is based on the bi-layer barrier design in FIG. 5 , 8 A, 9 or 10 and is operated based on the spin torque transfer (STT) switching.
- the bi-barrier MTJ cells 1110 can be arranged and connected in an array in a common way without special requirement for the bit/source lines.
- the footprint of the bi-barrier MTJ cell 1110 is as usual so that array efficiency is not affected at all.
- Each MTJ cell 1110 is connected in series to a select transistor 1120 in a unit cell of the array. While reading the memory cells, the circuit is designed in a similar way for conventional MTJ cells. There is no additional resistor load that may cause data access delay.
- bit line selector 1101 , source line selector 1102 and word line selector 1103 are coupled to the cell array to control the operations of each cell.
Abstract
Description
- This application relates to devices and circuits based on magnetic tunnel junctions, including magnetic memory devices having magnetic tunnel junction cells that can be switched using a spin transfer torque effect.
- A magnetic or magnetoresistive tunnel junction (MTJ) can include at least three layers: two ferromagnetic layers and a thin layer of a non-magnetic insulator as a barrier layer between the two ferromagnetic layers. The insulator material for the middle barrier layer is not electrically conductive and hence functions as a barrier between the two ferromagnetic layers. When the thickness of the insulator is sufficiently thin, e.g., a few nanometers or less, electrons in the two ferromagnetic layers can “penetrate” through the thin layer of the insulator due to a tunneling effect under a bias voltage applied to the two ferromagnetic layers across the barrier layer. The resistance to the electrical current across the MTJ structure varies with the relative direction of the magnetizations in the two ferromagnetic layers. When the magnetizations of the two ferromagnetic layers are parallel to each other in a parallel state (P), the resistance across the MTJ structure is at a minimum value RP. When the magnetizations of the two ferromagnetic layers are opposite to or anti-parallel with each other in an anti-parallel state (AP), the resistance across the MTJ is at a maximum value RAP. The magnitude of this effect can be characterized by a tunneling magnetoresistance (TMR) defined as (RAP−RP)/RP.
- The relationship between the resistance to the current flowing across the MTJ and the relative magnetic direction between the two ferromagnetic layers in the TMR effect can be used for various applications including nonvolatile magnetic memory devices to store information in the magnetic state of the MTJ. Magnetic random access memory (MRAM) and other magnetic memory devices based on the TMR effect, for example, may be an alternative to and compete with electronic RAM devices in various applications. In such magnetic memory devices, one ferromagnetic layer is configured to have a fixed magnetic direction and the other ferromagnetic layer is a “free” layer whose magnetic direction can be changed to be either parallel or opposite to the fixed direction. Information is stored based on the relative magnetic direction of the two ferromagnetic layers on two sides of the barrier of the MTJ. For example, binary bits “1” and “0” may be recorded as the parallel (P) and anti-parallel (AP) orientations of the two ferromagnetic layers in the MTJ. Recording or writing a bit in the MTJ can be achieved by switching the magnetization direction of the free layer by, e.g., applying a writing magnetic field to the free layer or driving a current flowing across the MTJ based on the spin torque transfer effect.
- The current switching based on the spin transfer effect may be used for high-density magnetic memory devices in part because the current required for current induced switching of the magnetization of the recording layers has been steadily decreasing as the device density grows following the scaling down rule compatible to semiconductor or CMOS technology evolution. The threshold of the spin-transfer switching current density Jc is now achievable at about 106 A/cm2 and can continue to decrease. This reduction of the spin-transfer switching current density Jc can lead to lower power consumption and smaller dimensions for the isolation transistor used in current switching MTJ-based MRAM devices. The current required for changing the magnetization of the free layer for recording data can be as small as 0.1 mA and is much lower than the current typically used for producing the switching magnetic field in the magnetic field switching MTJ. In addition, the degree of integration for MTJ cells can be approximately equal to that of DRAM cells and the write and readout times are expected to be comparable to those of SRAM cells.
- Therefore, the MTJ cells based on the spin torque transfer switching can be used in high density memory devices and other applications.
- This specification describes, among others, techniques and devices that use two or more different insulator barrier layers in a magnetoresistive tunnel junction (MTJ). The two or more insulator barrier layers can be configured to provide balanced write currents flowing in opposite directions across the MTJ in a memory circuitry. In one aspect, a device is described to include a magnetoresistive tunnel junction (MTJ) which includes a free ferromagnetic layer having a magnetization direction that is changeable, a pinned ferromagnetic layer having a magnetization direction fixed along a predetermined direction; and an insulator barrier structure between the free and pinned ferromagnetic layers. The insulator barrier structure includes at least first and second insulator barrier layers that have different dielectric constants.
- In another aspect, this specification describes a device that includes a magnetoresistive tunnel junction (MTJ) including a free ferromagnetic layer having a magnetization direction that is changeable, a pinned ferromagnetic layer having a magnetization direction fixed along a predetermined direction, and an insulator barrier structure between the free and pinned ferromagnetic layers. The insulator barrier structure includes at least first and second insulator barrier layers that have different electrical barrier energies to provide different electrical properties when two opposite electrical bias voltages are applied between the free ferromagnetic layer and the pinned ferromagnetic layer.
- In yet another aspect, a method is described to provide a control circuit for a magnetoresistive tunnel junction (MTJ) to apply a forward electrical bias or a reversed electrical bias across the MTJ to effectuate a switching of a magnetization direction in the MTJ via a spin torque transfer effect. The control circuit has an electrical asymmetry in applying the forward electrical bias and the reversed electrical bias. A multilayer structure is provided as the MTJ to include a free ferromagnetic layer having a magnetization direction that is changeable, a pinned ferromagnetic layer having a magnetization direction fixed along a predetermined direction, and an insulator barrier structure between the free and pinned ferromagnetic layers. The insulator barrier structure includes at least first and second insulator barrier layers that have different electrical properties of the MTJ under the forward electrical bias and the reversed electrical bias to negate the electrical asymmetry of the control circuit in applying the forward electrical bias and the reversed electrical bias at the bi-layer MTJ.
- The details of one or more embodiments of the subject matter described in this specification are set forth in the accompanying drawings and the description below. Other features, aspects, and advantages of the subject matter will become apparent from the description, the drawings, and the claims.
-
FIG. 1 shows one example of a typical MTJ cell having a single insulator barrier layer of a single insulator material. -
FIG. 2A shows an example MTJ circuit based on the spin transfer effect where the MTJ cell is connected to a single transistor to control a driving current applied to the MTJ cell. -
FIG. 2B shows an equivalent circuit for the example MTJ circuit inFIG. 2A when the driving current direction is reversed. -
FIGS. 3A and 3B show MTJ properties of an example MTJ cell with respect to the voltage bias applied across the MTJ, cell. -
FIG. 4 shows the saturated currents from the transistor to the MTJ cell ofFIG. 1 under the two bias directions as a function of the gate width of the transistor that operates the MTJ cell. -
FIG. 5 shows an exemplary MTJ cell with a bi-layer insulator barrier. -
FIGS. 6A and 6B show typical device properties of the MTJ cell inFIG. 5 . -
FIG. 7 shows the saturated currents from the transistor to the MTJ cell ofFIG. 5 under the two bias directions as a function of the gate width of the transistor that operates the MTJ cell. -
FIG. 8A shows another exemplary MTJ cell with a bi-layer insulator barrier with top pin structure. -
FIG. 8B shows improved symmetry in current of spin torque transfer induced switching of magnetization using the MTJ cell ofFIG. 8A , as compared with using the MTJ cells ofFIGS. 1 and 5 . -
FIG. 9A shows an example of a hybrid MTJ cell structure which stacks a spin valve over an MTJ cell inFIG. 5 with a shared free layer. -
FIG. 9B shows an example of a hybrid MTJ cell structure which stacks a spin valve stacks underneath an MTJ cell inFIG. 5 with a shared free layer. -
FIGS. 10A and 10B show examples of hybrid MTJ cell structures which stacks two MTJ cells together with a shared free layer and one MTJ cell has a bi-layer barrier layer inFIG. 5 . -
FIG. 11 shows an example of an MTJ cell array using the MTJ cell design inFIGS. 5 , 8A, 9A, 9B, 10A or 10B. -
FIG. 1 illustrates an example of atypical MTJ 100. The MTJ is formed on asubstrate 101 of a suitable material such as a Si substrate. The MTJ 100 is constructed on one ormore seed layers 102 directly formed on thesubstrate 101. Over theseed layers 102, an antiferromagnetic (AFM)layer 113, e.g., a layer of PtMn and IrMn, is first formed and then a firstferromagnetic layer 111 is formed on top of theAFM layer 113. After the post annealing, theferromagnetic layer 111 is then pinned with a fixed magnetization. On top of the firstferromagnetic layer 111 is a thininsulator barrier layer 130 such as a metal oxide layer. In most MTJ designs, thisinsulator barrier layer 130 is made of a single material. A secondferromagnetic layer 112 is formed directly on top of thebarrier layer 130. In addition, at least onecapping layer 114 is formed on top of the secondferromagnetic layer 112 to insulate the MTJ from being exposed to the exterior environment and hence to protect the MTJ. - The magnetization of the
ferromagnetic layer 112 is not pinned and can be freely changed to be either parallel (P) to or anti-parallel (AP) to the fixed magnetization of the pinnedlayer 111. For this reason, theferromagnetic layer 112 is a free layer (FL) and has its magnetic easy axis substantially along the fixed magnetization direction of the pinnedlayer 111 and its magnetically hard axis substantially perpendicular to the easy axis. The control of the magnetization of theferromagnetic layer 112 can be through an external write magnetic field in a field switching design, or a write current perpendicularly flowing through the MTJ in a spin torque transfer switching design. A magnetic field in the field operating range, or an applied current across the junction in the current operating range, can force the magnetization of thefree layer 112 to be substantially parallel to or substantially opposite to the fixed magnetization of the pinnedlayer 111. Typical magnetic systems have competing energy contributions that prevent a perfect parallel or antiparallel alignment of the magnetic domains or nanomagnets in each ferromagnetic layer. In MTJS, the dominant contribution to the energy state of the nanomagnets within thefree layer 112 tends to force the nanomagnets into the parallel or antiparallel alignment, thus producing a substantial parallel or antiparallel alignment. In an actual device, each cell may be elliptically shaped and elongated to provide the shape anisotropy in the magnetic recording layer of the MTJ cell to spatially favor a particular magnetization direction as the easy axis in order to increase the stability of the MTJ cell against perturbations to the magnetization of the MTJ cell, e.g., thermal fluctuation. - The
MTJ 100 inFIG. 1 can be electrically biased in a forward bias configuration and in a reversed bias configuration. In the forward bias configuration, the electrical potential applied to thefree layer 112 is higher than that at the pinnedlayer 111 so that the driving current flows from thefree layer 112 to the pinnedlayer 111 across the junction. Electrons are driven across the junction from the pinnedlayer 111 to thefree layer 112. In the reversed bias configuration, the electrical potential applied to thefree layer 112 is lower than that at the pinnedlayer 111 so that the electrons are driven from thefree layer 112 to the pinnedlayer 111 across the junction. -
FIGS. 2A and 2B show equivalent circuits for an examplememory cell circuit 200 using an MTJ based on the spin torque transfer (STT) effect where the MTJ cell is connected to a single transistor under the forward and reversed bias conditions. In thiscircuit 200, a singleselect transistor 210 with agate 211, adrain 212 and asource 213 is used to control the driving current in aMTJ cell 201 which switches its magnetization direction based on the spin torque transfer (STT) effectuated by the driving current. Thismemory cell circuit 200 is known as a single select transistor per MTJ cell design (1T1MTJ). Drainvoltage bias node 214 and sourcevoltage bias node 216 are used to apply bias voltages to thedrain 212 and thesource 213, respectively. TheMTJ cell 201 is connected between the drainvoltage bias node 214 and thedrain terminal 212 of thetransistor 210. For example, for theMTJ cell 201 under the design inFIG. 1 , thefree layer 112 is electrically connected to the drainvoltage bias node 214 and the pinnedlayer 111 is electrically connected to thedrain terminal 212 of theselect transistor 210. TheMTJ cell 201 is electrically biased in the forward direction when the voltage at thevoltage bias node 214 is higher than the voltage at thevoltage bias node 216 and is electrically biased in the reversed direction when the voltage at thevoltage bias node 214 is lower than the voltage at thevoltage bias node 216. - A control circuit is electrically coupled to the
circuit 200 to control the bias voltages at thenodes MTJ cell 201 in either the forward direction inFIG. 2A when thesource terminal 213 of the select transistor is grounded and thebias node 214 is set at a positive voltage or the reversed direction inFIG. 2B when thedrain terminal 212 is grounded and thebias node 216 is set a positive voltage. These two different electrical configurations of the1T1MTJ circuit 200 are not symmetrical. TheMTJ cell 100 inFIG. 1 is, however, electrically symmetric in both bias directions when the top and bottom electrodes are identically or similarly structured. Therefore, the asymmetry in the circuit electrical configurations in the forward and reversed bias directions for the1T1MTJ circuit 200 inFIGS. 2A and 2B causes a difference in the output current in the two circuit configurations. Such asymmetry of the cell circuitry can complicate the operation of theMTJ cell 100 and compromise or degrade the performance of devices using such MTJ structures. -
FIGS. 3A and 3B show examples of dependencies of the MTJ resistance R and tunneling magnetoresistance (TMR) on the voltage bias applied across an MTJ cell based on the design inFIG. 1 . In general, MTJ cells based on the design inFIG. 1 having identically or similarly structured top and bottom electrodes exhibit bias dependences that are approximately symmetric with respect to the bias applied.FIG. 3A shows the MTJ resistance R at the parallel (P) direction shown in the bottom curve and anti-parallel (AP) direction shown in the top curve as a function of the bias voltage V for an MTJ cell with an amorphous barrier Al2O3 based on the design inFIG. 1 . The MTJ resistance R is approximately symmetric for the forward (V>0) and reversed (V<0) bias voltages. MTJ cell structures based on the design in.FIG. 1 may use either amorphous barriers such as Al2O3 or crystalline barriers such as MgO crystalline materials. -
FIG. 3B shows the bias dependences of the TMR for either amorphous barriers such as Al2O3 or for crystalline barriers such as MgO. The TMR values exhibit approximately symmetric variation as a function of the bias voltage applied, in particular for amorphous barriers, when the top and bottom electrodes are designed similarly. For MTJs based on the design inFIG. 1 , an MTJ with a crystalline barrier shows more pronounced bias dependence in the reversed bias direction than a MTJ with an amorphous barrier when other device parameters are identical or similar. In general, MTJ cells based on the design inFIG. 1 having identically or similarly structured top and bottom electrodes exhibit approximately symmetric bias dependences with respect to the bias applied and thus tend to behave differently when the MTJ circuit is asymmetric in the forward and reversed configurations. -
FIG. 4 further shows the currents across theMTJ cell 201 based on the design inFIG. 1 connected in the 1T1MTJmemory cell circuit 200 inFIGS. 2A and 2B under the forward (A) and reversed (B) bias configurations as a function of the gate width (W) of theselect transistor 210. The currents in the forward and reversed directions are different at a given transistor width and their differences vary with the transistor width. In programming a bit using spin transfer induced magnetization switching scheme, a write current is applied in the forward direction to record a “0” bit and in the reversed direction to record a “1” bit. The currents generated by theselect transistor 210 in the forward and reversed directions are different for a given transistor gate width due to the asymmetry of the transistor circuit, wherein the resistance R of the MTJ essentially remains the same under the two opposite directions of the electrical bias across the MTJ. In a practical device cell, the resistance of the MTJ may change based on the TMR ratio of the MTJ cell as shown inFIGS. 3A and 3B . However, the asymmetry from the circuit still exists and leads to the asymmetry in the driving current. This asymmetry complicates the control and operations of the 1T1MTJ memory circuit and can be compensated either electronically in the driving circuitry or structurally in designing the MTJ cells. - One way to mitigate the asymmetric behaviors of the 1T1MTJ circuitry is to structurally alter the electronically symmetric structure with the free layer, the barrier and the pinned layer of the MTJ design in
FIG. 1 and to provide an MTJ structure that is electrically asymmetric in a way that negates the asymmetric behaviors of the 1T1MTJ circuitry.FIG. 5 shows one example of aMTJ 500 that includes two different insulator barrier layers 511 and 512 as thebarrier layer 510 between thefree layer 112 and the pinnedlayer 111 to break the symmetry in the MTJ design inFIG. 1 . - In
FIG. 5 , thebarrier layer 510 includes two or more different insulator barrier layers that are electronically different from one another (e.g., dielectric constants) to create asymmetry in the MTJ resistance R in the forward and reversed directions. At least one of the different insulator barrier layers can be made of an amorphous material or a crystalline material. As an example, thebarrier layer 510 is shown as a bi-layer having two different insulator barrier layers 511 and 512. In one implementation, for example, the two insulator barrier layers 511 and 512 can be of the same thickness but have different dielectric constants. More specifically, the dielectric constant of theinsulator barrier 512 on the side of the MTJ with the pinnedlayer 111 is larger than that of theinsulator barrier layer 511 on the other side of theMTJ 500. Hence, when connected in an 1T1MTJ circuitry such as the circuit inFIGS. 2A and 2B , a larger portion of the bias voltage is applied to theinsulator barrier layer 511 adjacent to thefree layer 112 and theinsulator barrier layer 512 adjacent to the pinnedlayer 111 functions as a flat barrier under both forward and reversed biases. Both of the insulator barrier layers 511 and 512 can be made of amorphous materials in some implementations and crystalline materials in other implementations. The differences in the insulator barrier layers 511 and 512 can be designed to produce an asymmetry which negates the asymmetry in the forward and reversed bias configurations of the 1T1MTJ circuit inFIGS. 2A and 2B . -
FIGS. 6A and 6B show the MTJ resistance R and the TMR as a function of the voltage bias applied across theMTJ cell 500 inFIG. 5 . Different from the symmetric MTJ design in FIG. 1, the built-in difference between the insulator barrier layers 511 and 512 in the design inFIG. 5 creates an asymmetry in the MTJ.FIG. 6A shows the MTJ resistance R in the parallel (P) alignment or state and anti-parallel (AP) alignment or state between thefree layer 112 and pinnedlayer 111. The MTJ tunnel current exhibits a positive dependence on the forward bias voltage, i.e., increases in magnitude with the magnitude of the applied voltage, and a negative dependence on the reversed bias voltage, i.e., decreases in magnitude with the magnitude of the applied voltage. As shown inFIG. 6A , the bias dependence of the MTJ resistance R for theMTJ 500 with a bi-layer barrier inFIG. 5 is nearly a monotonic function of the bias voltage in the range from −500 V to +500 V in which the MTJ resistance R nearly monotonically decreases as the bias voltage changes from −500 V to +500 V. This asymmetric dependence on the bias voltage of the MTJ resistance R in theMTJ 500 with a bi-layer barrier inFIG. 5 is very different from the approximate symmetric dependence of theMTJ 100 with a single-layer barrier inFIG. 1 . Notably, the behaviors of the MTJ resistance R of theMTJ 500 inFIG. 5 and theMTJ 100 inFIG. 1 are different when the bias is negative. In implementations, the twobarrier layers -
FIG. 6B shows the dependence of TMR on the bias voltage on theMTJ 500 inFIG. 5 . The bias dependence of the TMR in theMTJ 500 with a bi-layer barrier inFIG. 5 is significantly reduced at the reverse bias in comparison with bias dependence of TMR for theMTJ 100 with a single-layer barrier inFIG. 1 . At small bias voltages near 0, the difference between the TMR values under the forward bias and the reversed bias is small and this feature benefits reading scheme. Thebi-layer insulator barrier 510 inFIG. 5 allows electrons to experience different effective barrier heights in theinsulator 511 under the forward and reversed bias such that the tunnel current and MTJ resistance are different. The tunnel current and MTJ resistance are modified by the bi-layer configuration such that thebi-barrier MTJ 500 has an asymmetrical spin polarized tunnel effect under the forward and reversed biases. The thickness and barrier height of both barriers can be set properly to assure that the asymmetry of tunneling and the modulation of the alignment of magnetic layers on tunneling can match each other. - In implementing the
bi-layer barrier layer 510 inFIG. 5 , the parameters of thebi-layer barrier 510 can be selected to adjust the resistance of the MTJ when the polarizations of thefree layer 112 and the pinnedlayer 111 are parallel at a range of values which can change significantly, e.g., by a percentage change from 50% to 100% at both bias points corresponding to switching from the parallel state to the anti-parallel state (P-AP) and switching from the anti-parallel state to the parallel state (AP-P) of the magnetization of thefree layer 112 due to the spin torque transfer effect. This change in resistance is different from that contributes to the TMR but from asymmetric bias dependences of either P-state or AP-state resistance. This adjustability of the MTJ resistance R can be used to compensate for the current asymmetry of the 1T1MTJ circuitry. -
FIG. 7 shows the driving currents from the select transistor as a function of the transistor width (W) in both forward bias (A) and reversed bias (B) for theMTJ 500 with a bi-layer barrier inFIG. 5 using the 1T1MTJ circuitry shown inFIGS. 2A and 2B . In operation, the built-in asymmetry in the bi-layer structure of the insulator barrier layer inFIG. 5 negates the asymmetry in the driving current in the forward and reversed bias directions in the 1T1MTJ circuit. As a result, the difference in the currents in the two bias directions is almost eliminated as compared to that in theMTJ 100 with a single-layer barrier inFIG. 1 . In addition, in both bias directions, the currents provided by the select transistor vary with the gate width of the select transistor in essentially the same manner in the design inFIG. 5 . This is very different from the behavior of theMTJ 100 with a single insulator barrier layer inFIG. 1 as shown inFIG. 4 . Therefore, the bi-layer design for the insulator barrier layer can significantly improve the MTJ programming asymmetry as the circuit size reduces. - The MTJ in
FIG. 5 having the bi-layer barrier design can be used to achieve approximately balanced currents in the forward and reversed bias conditions. However, the MTJ inFIG. 5 still exhibits asymmetry in TMR under the forward and reversed bias configurations. When switching from the parallel (P) state to the anti-parallel (AP) state, the MTJ inFIG. 5 is under the forward bias and thus the TMR value is less than the corresponding TMR value when the MTJ is under the reserved bias.FIG. 8A shows aMTJ design 800 with abi-layer barrier layer 510 in a “top pin” structure where the positions of thefree layer 112 and the pinnedlayer 511 are reversed from the design inFIG. 5 . In this MTJ structure, the MTJ is under a reversed bias when switching from the parallel state to the anti-parallel state and thus the TMR is enhanced than the TMR when the MTJ is under the forward bias in switching from the parallel state to the anti-parallel state as in the MTJ design inFIG. 5 . As a result, theMTJ 800 inFIG. 8A can reduce the asymmetry in both the circuitry driving currents under two different bias configurations, and the critical STT P-AP switching current for switching from the parallel state to the anti-parallel state that for the write operation due to TMR or spin polarization enhancement at this reversed bias direction. -
FIG. 8B shows the dependence of the MTJ resistance R on the switching current across the MTJ for MTJ cells inFIGS. 1 and 8A . This comparison between the MTJ cells inFIGS. 1 and 8 illustrates the improved performance and reduced asymmetric behaviors in writing data using spin torque transfer. The switching from the parallel state to the anti-parallel state in the MTJ inFIG. 8A requires a less current than that in the MTJ inFIG. 1 for the same write operation because of the enhanced TMR inFIG. 8A . For high performance MTJ cells with a large spin polarized factor, this difference in the switching current for the P-AP switching can be significant in terms of smaller overdrive current required in the device design. Accordingly, a single-barrier MTJ cell based on the design inFIG. 1 may require a significantly higher current to accomplish the P-AP switching than what is needed in the bi-layer MTJ cell inFIG. 8A . - Though in this bias direction for the P-AP switching a larger current is required, a 1T1MTJ circuitry with a conventional single-barrier MTJ, usually generates a smaller current due to the asymmetry of CMOS performance as compared with that in the other bias direction. This mismatch between the STT performance of a magnetic cell and the CMOS characteristics can significantly limit the memory cell efficiency. The requirement for a large driving current suggests that a larger COMS transistor is needed to provide the sufficient current for the bit programming. At the same time, the use of a large CMOS transistor can increase the size of each cell to accommodate for the size of the large transistor and thus can reduce the memory cell density. The use of a bi-barrier MTJ cell provides the unique bias dependence on the reverse bias direction. As a result, the spin polarization factor of the memory cell can be enhanced due to a larger TMR as compared to that for conventional MTJ cells in the same bias direction, so that the current for bit switching in this specified direction is reduced, indicating well-balanced currents in terms of the P-AP switching and the AP-P switching. The reduced switching current allows for a smaller CMOS transistor to be used as the select transistor and thus increases the cell density.
- The bi-layer barrier design described above can be used in various implementations to achieve a number of advantages or technical features. For example, the bi-layer barrier can be designed to balance write currents in writing both “0” and “1” data states without creating differences in the writing currents for a well-balanced circuit design. As. described above, circuit asymmetry in CMOS circuitry can occur in MTJ cells with a single insulator barrier layer made of a single insulator material. This circuitry asymmetry leads to unbalanced currents for switching the MTJ under the two different bias directions. Therefore, this unbalance in the currents presents a risk for increasing the current unnecessarily in one bias direction to provide a sufficient current in the other opposite bias direction for writing a bit. This increased current causes an increase in the voltage drop across the MTJ memory cell, and that is undesirable and can adversely affect the reliability of the tunneling barrier of the MTJ cell. The bi-layer barrier design can create a built-in unbalance in the MTJ so that the currents in both bias directions can be well-balanced. From the circuitry design point of view, there is no extra cost at the memory cell density and power dissipation.
- As another example, the bi-layer barrier design described above can be used in various implementations to reduce the voltage drop across MTJ cell to achieve better MTJ reliability and endurance. This is a result of the balanced write currents in the MTJ cell in both bias directions. Under a proper bi-layer barrier design, the select transistor or a CMOS for the MTJ cell generates a symmetric current in both current directions and the current can vary only with the CMOS gate width of the transistor manufactured by using a fixed technology node and operated under a fixed applied voltage. This property of the driving current for the MTJ cell can facilitate the memory design with improved reliability by eliminating the possible too large overdrive current in one specified current direction.
- In addition, the bi-layer barrier design does not significantly affect the reading of the MTJ cell and the reading signal. In the present bi-layer barrier design, the TMR dependence on the bias is negligibly small at a very small bias range (
FIG. 6B ). Because the readout of the MTJ cell is carried out under a small voltage bias, the bi-layer barrier design does not impact the read scheme or the reading signal. - In yet another aspect, the bi-layer barrier design described above can be used in various implementations to reduced the unit cell area and thus to achieve a high memory density. A bi-barrier MTJ can produce a large TMR signal, i.e., a larger spin polarized factor at the reverse direction that contributes to reduce asymmetry of spin polarized current needed for a bit switching or to reduce the current required to realize P-AP switching using spin torque transfer. Overall, as a result a smaller current is used irrespective of current direction or configuration of magnetic layers within the bi-barrier MTJ cell. Therefore, the CMOS size can be used with this reduction in the switching current to increase the memory cell density.
-
FIG. 9A shows ahybrid structure 900A which stacks aspin valve 901 over anMTJ 902 based on the bi-layer barrier design inFIG. 5 . Like the design inFIG. 5 , this design can reduce the circuitry asymmetry under the two different bias configurations. The lower part of thehybrid structure 900A is the same as the MTJ inFIG. 5 . On top of the free layer 122, aspacer layer 910, a second pinnedlayer 920 and a secondanti-ferromagnetic layer 930 are formed to make up thespin valve 901. Thespin value 901 and the bottom MTJ share thefree layer 112. Thespacer layer 910 in thespin valve 901 can include one or more nonmagnetic and electrically conductive spacer layers 610 (e.g., metal layers). Thespacer layer 910 can be a single layer of a metal material such as Cu or a composite nonmagnetic conductive structure with multiple layers. This hybrid structure 900 can be operated by the spin-transfer switching operation where the driving current perpendicularly flowing through the structure controls the spin value to change the direction of the magnetization of the free layer. The driving current, in turn, controls the magnetoresistance across the bottom MTJ via control of thefree layer 112. In addition, thespacer layer 910 may also be replaced by using an insulator barrier layer to change thespin valve 901 into a second MTJ that is stacked over the bottom MTJ. A single-layer insulator barrier layer may be used in the second MTJ. This design effectuates a serial connection of two MTJ resistors. -
FIG. 9B shows ahybrid structure 900B which stacks aspin valve 901 underneath anMTJ 902 based on the bi-layer barrier design inFIG. 5 . In comparison to the design inFIG. 9A , the design inFIG. 9B can be implemented to achieve certain advantages. For example, like the design inFIG. 8A , this design inFIG. 9B can reduce the circuitry asymmetry under the two different bias configurations. Second, this design inFIG. 9B can reduce the critical STT P-AP switching current required for write operation due to TMR or spin polarization enhancement at reversed bias direction. The second advantage is not expected in the design inFIG. 9A . - The above two hybrid structures in
FIGS. 9A and 9B may be modified to effectuate two stacked MTJ cells by replacing thespacer layer 910 with aninsulator barrier layer 1010 to change thespin valve 901 into a second MTJ that is stacked over the bottom MTJ.FIGS. 10A and 10B show two examples where asecond MTJ 1001 replaces the spin valve inFIGS. 9A and 9B . Thesecond MTJ 1001 shares a common free layer, thefree layer 112, with theMTJ 902. This design effectuates a serial connection of two MTJ resistors. Theinsulator barrier layer 1010 can be made of a single-layer insulator barrier layer or a composite structure of two or more insulator barrier layers. An insulator material used in thelayer 1010 can be a material used for thelayers layer 1010 can include an oxide such as a porous oxide, a nitride, or a nitrioxide. - The two different insulator barrier layers 511 and 512 in
FIGS. 5 , 8A, 9A, 9B, 10A and 10B may be implemented in various configurations. Examples of materials for thebarrier layer 512 with a large dielectric constant include AlOx, TiOx, ZnOx, ZrOx, HfOx, NbOx, ZnOx, YOx and CeOx, where x is the relative atomic weight of oxygen in each composition. Examples of materials for theinsulator barrier layer 511 with a low dielectric constant include MgO and AlOx. Examples of the material composition of the bi-layerinsulator barrier layer 510 include TiOx/AlOx, TiOx/MgO, AlOx/MgO, TiOx/ZrOx, TiOx/HfOx, TiOx/YOx, NbOx/AlOx, CeOx/AlOx, and CeOx/MgO. In implementations, the individual layers for the bi-barrier layer can be with thickness between 5 Å and 50 Å. - The tunneling barrier layer for each of the
layers FIGS. 5 , 8A, 9 and 10 can be implemented in various configurations beyond the specific examples described above. For example, one of the tunneling barrier layers 511 and 512 can be a single amorphous or crystalline layer of an insulator material and can be one or a combination of two or more of an oxide, a nitride and a nitrioxide. For example, one of the barrier layers 511 and 512 can be an oxide of one of Al, Ti, Zn, Zr, Hf, Nb, Zn, Ce, Ta, Mg. Other examples include AlO(40-70%), MgO(30-60%), AlO(40-70%)N(2-30%), AlN(30-60%) and Al(Zr, Hf, Ti, Ta)O, where the percentage in the parentheses represents the atomic percentage weight of the element in front of the parentheses. In addition to AlN, other nitrides such as TiN and TaN can be used in one of thelayers tunneling barrier layer - Various examples for other layers in
FIGS. 5 , 8A, 9 and 10 are described below. - The free layers (FL) are Co, Fe, Ni or their alloys with crystalline structure or with amorphous states modified by boron or other amorphous forming elements addition at different composition (0-30 at. %). The saturation magnetization of the free layer can be adjusted between 400-1500 emu/cm3 by varying the composition of amorphous forming elements. The layer thickness may be controlled so that the output signal (while optimizing current induced switching) remains at an acceptable level.
- The free layer can be a single layer or a multiple layer configuration. For a single layer case, a ferromagnetic or ferrimagnetic material can be used. The individual layers of the multiple layer configurations can be either a combination of different magnetic materials, which are either ferromagnetic or ferrimagnetic, or a combination of magnetic and non-magnetic layers such as synthetic anti-ferromagnetic or synthetic ferromagnetic layers where two ferromagnetic layers are separated by a non-magnetic spacer. The spacer layer used in this synthetic structure also provides advantage of a diffusion stop layer against the possible diffusion of Mn element used in an antiferromagnetic layer into a barrier layer. A ferromagnetic layer in the free layer can include Co, CoFe(5-40%), CoFe(5-40%)B(5-30%) CoFe(5-40%)Ta(5-30%), NiFe(˜15-25%), CoNiFe(5-40%), CoPt(5-40%), CoPd(5-40%), FePt(5-40%), Co2Mn(Al,Si), Co2(Cr,Fe) (Al, Si), CoFeB, NiFe, CoFeNiB, CoFeVB or CoFeTaB. A ferrimagnetic layer within the free layer can be CoGd(15-35%) or FeGd(10-40%). A non-magnetic spacer within the free layer can be Ru, Re or Cu. All compositions listed above are in atomic percent. Examples of multi-layer configurations for the free layer include, CoFeB/Ru/NiFe, CoFeB/Ru/CoFeNiB, CoFeB/Ru/CoFeVB, and CoFeB/Ru/CoFeTaB for improved MTJ performance.
- The pin layer (PL) can be made from Co, Fe, Ni or their alloys with a crystalline structure or with amorphous states modified by boron or other amorphous forming elements addition at different composition(0-30 at. %). The pin layer can be a single layer or a multiple layer configuration. For a single layer case, a ferromagnetic or ferrimagnetic material can be used. The individual layers of the multiple layer configurations can be either a combination of magnetic materials, which are either ferromagnetic or ferrimagnetic, or a combination of magnetic and non-magnetic layers (such as synthetic anti-ferromagnetic where two ferromagnetic layers are separated by a non-magnetic spacer). The ferromagnetic layers can be Co, CoFe(5-40%), CoFe(5-40%)B(5-30%) CoFe(5-40%)Ta(5-30%), NiFe(˜20%), CoPt(5-40%), CoPd(5-40%), FePt(5-40%), Co2Mn(Al, Si) or Co2(Cr,Fe) (Al, Si). Ferrimagnetic layers can be CoGd(15-35%) or FeGd(10-40%). The non-magnetic spacer can be Ru, Re or Cu. All compositions are in atomic percent.
- In a spin valve cell, the
barrier layer 130 described above for MTJ cells is replaced by a non-magnetic metal spacer layer. Examples for the spacer material include Cu, Ag, Pt, Ru, Re, Rh , Ta, Ti, combinations of two or more these metals, or alloys of these metals. The non-magnetic spacer layer can be a composite nonmagnetic conductive structure with multiple layers such as one or more of the above metals in combination with a nano-oxide layer (NOL) or current confinement layer insertion. Examples of the composite nonmagnetic conductive structure as an NOL can be two metal layers with a thin layer of a nano-oxide layer in between, such as an oxide of an AlCu alloy, Ta, Ti, or a CoFe alloy between two Cu layers: Cu/AlCu/Ox/Cu, Cu/Ta/Ox/Cu, Cu/Ti/Ox/Cu, Cu/thin CoFe/Ox/Cu. In these examples, Cu can be replaced by other non-magnetic conductive metals. In some implementations, the non-magnetic spacer may be formed by first depositing original metal starting material and then oxidizing the deposited films using natural oxidation and/or plasma oxidation, or by rf sputtering an original oxide starting material. The starting metal material may use the materials similar to pin or free layer material such as magnetic material CoFe, CoFeB, and non magnetic material Al, Ta, Ru, and Ti. The current confinement layer can be, for example, Cu/CoFe, FeSi, Al, Ta, Ru or Ti/NOL/Cu. -
FIG. 11 illustrates an exemplary MTJ cell array for an MRAM device where each MTJ cell is based on the bi-layer barrier design inFIG. 5 , 8A, 9 or 10 and is operated based on the spin torque transfer (STT) switching. Thebi-barrier MTJ cells 1110 can be arranged and connected in an array in a common way without special requirement for the bit/source lines. The footprint of thebi-barrier MTJ cell 1110 is as usual so that array efficiency is not affected at all. EachMTJ cell 1110 is connected in series to aselect transistor 1120 in a unit cell of the array. While reading the memory cells, the circuit is designed in a similar way for conventional MTJ cells. There is no additional resistor load that may cause data access delay. As illustratedbit line selector 1101,source line selector 1102 andword line selector 1103 are coupled to the cell array to control the operations of each cell. - While this specification contains many specifics, these should not be construed as limitations on the scope of any invention or of what may be claimed, but rather as descriptions of features specific to particular embodiments. Certain features that are described in this specification in the context of separate embodiments can also be implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment can also be implemented in multiple embodiments separately or in any suitable subcombination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can in some cases be excised from the combination, and the claimed combination may be directed to a subcombination or variation of a subcombination.
- Thus, particular embodiments have been described. Other embodiments are within the scope of the following claims.
Claims (34)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/520,868 US7851840B2 (en) | 2006-09-13 | 2006-09-13 | Devices and circuits based on magnetic tunnel junctions utilizing a multilayer barrier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/520,868 US7851840B2 (en) | 2006-09-13 | 2006-09-13 | Devices and circuits based on magnetic tunnel junctions utilizing a multilayer barrier |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080061388A1 true US20080061388A1 (en) | 2008-03-13 |
US7851840B2 US7851840B2 (en) | 2010-12-14 |
Family
ID=39168709
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/520,868 Active 2029-02-20 US7851840B2 (en) | 2006-09-13 | 2006-09-13 | Devices and circuits based on magnetic tunnel junctions utilizing a multilayer barrier |
Country Status (1)
Country | Link |
---|---|
US (1) | US7851840B2 (en) |
Cited By (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060018057A1 (en) * | 2004-07-26 | 2006-01-26 | Yiming Huai | Magnetic tunnel junction having diffusion stop layer |
US20070063237A1 (en) * | 2005-09-20 | 2007-03-22 | Yiming Huai | Magnetic device having multilayered free ferromagnetic layer |
US20070063236A1 (en) * | 2005-09-20 | 2007-03-22 | Yiming Huai | Magnetic device having stabilized free ferromagnetic layer |
US20070246787A1 (en) * | 2006-03-29 | 2007-10-25 | Lien-Chang Wang | On-plug magnetic tunnel junction devices based on spin torque transfer switching |
US20070253122A1 (en) * | 2006-04-28 | 2007-11-01 | Kabushiki Kaisha Toshiba | Magneto-resistive element and method of manufacturing the same |
US20080299679A1 (en) * | 2007-05-29 | 2008-12-04 | Headway Technologies, Inc. | Low resistance tunneling magnetoresistive sensor with composite inner pinned layer |
US20090050991A1 (en) * | 2007-08-22 | 2009-02-26 | Hide Nagai | Magnetic Element Having Low Saturation Magnetization |
US20090161422A1 (en) * | 2007-12-19 | 2009-06-25 | Qualcomm Incorporated | Magnetic Tunnel Junction Device with Separate Read and Write Paths |
WO2009126201A1 (en) * | 2008-04-09 | 2009-10-15 | Magic Technologies, Inc. | A low switching current mtj element for ultra-high stt-ram and a method for making the same |
US20090323403A1 (en) * | 2008-06-27 | 2009-12-31 | Seagate Technology Llc | Spin-transfer torque memory non-destructive self-reference read method |
US20100067293A1 (en) * | 2008-09-12 | 2010-03-18 | David Chang-Cheng Yu | Programmable and Redundant Circuitry Based On Magnetic Tunnel Junction (MTJ) |
US20100065935A1 (en) * | 2008-09-18 | 2010-03-18 | Magic Technologies, Inc. | Structure and method to fabricate high performance MTJ devices for spin-transfer torque (STT)-RAM |
US20100074092A1 (en) * | 2008-09-24 | 2010-03-25 | Qualcomm Incorporated | Reducing Spin Pumping Induced Damping of a Free Layer of a Memory Device |
US20100072524A1 (en) * | 2005-09-20 | 2010-03-25 | Yiming Huai | Magnetic Devices Having Oxide Antiferromagnetic Layer Next To Free Ferromagnetic Layer |
US20100080047A1 (en) * | 2008-09-30 | 2010-04-01 | Micron Technology, Inc. | Spin current generator for stt-mram or other spintronics applications |
US20100080036A1 (en) * | 2008-09-30 | 2010-04-01 | Micron Technology, Inc. | Unidirectional spin torque transfer magnetic memory cell structure |
US20100078742A1 (en) * | 2008-09-29 | 2010-04-01 | Seagate Technology Llc | Flux-closed stram with electronically reflective insulative spacer |
US20100080048A1 (en) * | 2008-09-30 | 2010-04-01 | Micron Technology, Inc. | Stt-mram cell structure incorporating piezoelectric stress material |
US20100085796A1 (en) * | 2008-10-08 | 2010-04-08 | Seagate Technology Llc | Enhancing Read and Write Sense Margins in a Resistive Sense Element |
US20100085795A1 (en) * | 2008-10-08 | 2010-04-08 | Seagate Technology Llc | Asymmetric Write Current Compensation |
US20100090261A1 (en) * | 2008-10-09 | 2010-04-15 | Seagate Technology Llc | Magnetic stack with laminated layer |
US20100102405A1 (en) * | 2008-10-27 | 2010-04-29 | Seagate Technology Llc | St-ram employing a spin filter |
US20100109108A1 (en) * | 2008-11-05 | 2010-05-06 | Seagate Technology Llc | Stram with composite free magnetic element |
US20100110783A1 (en) * | 2008-11-05 | 2010-05-06 | Micron Technology, Inc. | Spin torque transfer cell structure utilizing field-induced antiferromagnetic or ferromagnetic coupling |
US20100117051A1 (en) * | 2008-11-12 | 2010-05-13 | Seagate Technology Llc | Memory cells including nanoporous layers containing conductive material |
US20100117170A1 (en) * | 2008-11-12 | 2010-05-13 | Seagate Technology Llc | Magnetic memory with porous non-conductive current confinement layer |
US20100117052A1 (en) * | 2008-11-12 | 2010-05-13 | Seagate Technology Llc | Programmable metallization cells and methods of forming the same |
US20100177449A1 (en) * | 2009-01-14 | 2010-07-15 | Headway Technologies, Inc. | TMR device with novel free layer stucture |
US20100177561A1 (en) * | 2009-01-12 | 2010-07-15 | Micron Technology, Inc. | Memory cell having nonmagnetic filament contact and methods of operating and fabricating the same |
US20100208513A1 (en) * | 2008-08-26 | 2010-08-19 | Seagate Technology Llc | Memory with separate read and write paths |
US20100214835A1 (en) * | 2007-06-27 | 2010-08-26 | Yunfei Ding | Magnetic shielding in magnetic multilayer structures |
US20100240152A1 (en) * | 2006-11-01 | 2010-09-23 | Avalanche Technology, Inc. | Current-Confined Effect of Magnetic Nano-Current-Channel (NCC) for Magnetic Random Access Memory (MRAM) |
US20100277974A1 (en) * | 2009-05-04 | 2010-11-04 | Magic Technologies, Inc. | Single bit line SMT MRAM array architecture and the programming method |
US20110026320A1 (en) * | 2009-01-29 | 2011-02-03 | Seagate Technology Llc | Staggered magnetic tunnel junction |
US20110068825A1 (en) * | 2008-05-23 | 2011-03-24 | Seagate Technology Llc | Non-volatile programmable logic gates and adders |
US20110069536A1 (en) * | 2008-05-23 | 2011-03-24 | Seagate Technology Llc | Reconfigurable magnetic logic device using spin torque |
US20110188157A1 (en) * | 2010-02-01 | 2011-08-04 | Headway Technologies, Inc. | TMR device with novel free layer structure |
US7999338B2 (en) | 2009-07-13 | 2011-08-16 | Seagate Technology Llc | Magnetic stack having reference layers with orthogonal magnetization orientation directions |
US8043732B2 (en) | 2008-11-11 | 2011-10-25 | Seagate Technology Llc | Memory cell with radial barrier |
US8089132B2 (en) | 2008-10-09 | 2012-01-03 | Seagate Technology Llc | Magnetic memory with phonon glass electron crystal material |
US8116122B2 (en) * | 2008-06-27 | 2012-02-14 | Seagate Technology Llc | Spin-transfer torque memory self-reference read method |
US20120069641A1 (en) * | 2010-09-22 | 2012-03-22 | Akira Katayama | Magnetic memory |
US8169810B2 (en) | 2008-10-08 | 2012-05-01 | Seagate Technology Llc | Magnetic memory with asymmetric energy barrier |
US20120235258A1 (en) * | 2010-11-22 | 2012-09-20 | Headway Technologies, Inc. | TMR Device with Improved MgO Barrier |
US8289756B2 (en) | 2008-11-25 | 2012-10-16 | Seagate Technology Llc | Non volatile memory including stabilizing structures |
US20120267736A1 (en) * | 2011-04-22 | 2012-10-25 | Kiseok Moon | Method And System For Providing A Magnetic Junction Having An Engineered Barrier Layer |
US20130075837A1 (en) * | 2011-09-22 | 2013-03-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Technique for smoothing an interface between layers of a semiconductor device |
US8411493B2 (en) | 2009-10-30 | 2013-04-02 | Honeywell International Inc. | Selection device for a spin-torque transfer magnetic random access memory |
US20130175644A1 (en) * | 2012-01-05 | 2013-07-11 | Headway Technologies, Inc. | Spin Torque Transfer Magnetic Tunnel Junction Fabricated with a Composite Tunneling Barrier Layer |
US8553449B2 (en) | 2009-01-09 | 2013-10-08 | Micron Technology, Inc. | STT-MRAM cell structures |
US8659852B2 (en) | 2008-04-21 | 2014-02-25 | Seagate Technology Llc | Write-once magentic junction memory array |
US20150214275A1 (en) * | 2014-01-24 | 2015-07-30 | National Taiwan University | Magnetic tunnel junction with superlattice barriers |
US20170141158A1 (en) * | 2015-09-15 | 2017-05-18 | Kabushiki Kaisha Toshiba | Magnetic memory |
TWI643367B (en) * | 2013-02-27 | 2018-12-01 | 南韓商三星電子股份有限公司 | Material composition for foming free layer of magnetic device, free layer and magnetic element |
US10763428B2 (en) | 2015-07-20 | 2020-09-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Magnetic tunnel junction with low defect rate after high temperature anneal for magnetic device applications |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009194224A (en) * | 2008-02-15 | 2009-08-27 | Fujitsu Ltd | Magnetoresistive effect element, head slider, magnetic information reproduction device, and magnetoresistive effect memory |
US8390963B2 (en) | 2011-04-25 | 2013-03-05 | Seagate Technology Llc | Trilayer reader with current constraint at the ABS |
CN111074229B (en) * | 2018-10-19 | 2021-05-14 | 清华大学 | Method for regulating and controlling color of hard coating, hard coating and preparation method thereof |
Citations (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5695864A (en) * | 1995-09-28 | 1997-12-09 | International Business Machines Corporation | Electronic device using magnetic components |
US6137662A (en) * | 1998-04-07 | 2000-10-24 | Read-Rite Corporation | Magnetoresistive sensor with pinned SAL |
US6146775A (en) * | 1996-11-18 | 2000-11-14 | Sanyo Electric Co., Ltd. | Magnetoresistive film |
US6172904B1 (en) * | 2000-01-27 | 2001-01-09 | Hewlett-Packard Company | Magnetic memory cell with symmetric switching characteristics |
US6175476B1 (en) * | 1998-08-18 | 2001-01-16 | Read-Rite Corporation | Synthetic spin-valve device having high resistivity anti parallel coupling layer |
US6201763B1 (en) * | 1999-09-20 | 2001-03-13 | The United States Of America As Represented By The Secretary Of The Navy | Depthimeter |
US6211090B1 (en) * | 2000-03-21 | 2001-04-03 | Motorola, Inc. | Method of fabricating flux concentrating layer for use with magnetoresistive random access memories |
US6222707B1 (en) * | 1998-12-28 | 2001-04-24 | Read-Rite Corporation | Bottom or dual spin valve having a seed layer that results in an improved antiferromagnetic layer |
US6266218B1 (en) * | 1999-10-28 | 2001-07-24 | International Business Machines Corporation | Magnetic sensors having antiferromagnetically exchange-coupled layers for longitudinal biasing |
US20020015823A1 (en) * | 2000-05-09 | 2002-02-07 | Dirk Mauler | Planar product including a plurality of adhesively bonded fibrous plies |
US6347049B1 (en) * | 2001-07-25 | 2002-02-12 | International Business Machines Corporation | Low resistance magnetic tunnel junction device with bilayer or multilayer tunnel barrier |
US6351355B1 (en) * | 1999-02-09 | 2002-02-26 | Read-Rite Corporation | Spin valve device with improved thermal stability |
US6351409B1 (en) * | 2001-01-04 | 2002-02-26 | Motorola, Inc. | MRAM write apparatus and method |
US6381105B1 (en) * | 1999-10-22 | 2002-04-30 | Read-Rite Corporation | Hybrid dual spin valve sensor and method for making same |
US20020105827A1 (en) * | 2000-12-07 | 2002-08-08 | Commissariat A L'energie Atomique | Three-layered stacked magnetic spin polarisation device with memory, using such a device |
US6438026B2 (en) * | 2000-03-09 | 2002-08-20 | Koninklijke Philips Electronics N.V. | Magnetic field element having a biasing magnetic layer structure |
US6447935B1 (en) * | 1999-11-23 | 2002-09-10 | Read-Rite Corporation | Method and system for reducing assymetry in a spin valve having a synthetic pinned layer |
US6518071B1 (en) * | 2002-03-28 | 2003-02-11 | Motorola, Inc. | Magnetoresistive random access memory device and method of fabrication thereof |
US6545906B1 (en) * | 2001-10-16 | 2003-04-08 | Motorola, Inc. | Method of writing to scalable magnetoresistance random access memory element |
US6633498B1 (en) * | 2002-06-18 | 2003-10-14 | Motorola, Inc. | Magnetoresistive random access memory with reduced switching field |
US6649960B1 (en) * | 2001-02-16 | 2003-11-18 | Maxtor Corporation | Synthetic free layer structure for MRAM devices |
US6687098B1 (en) * | 1999-07-08 | 2004-02-03 | Western Digital (Fremont), Inc. | Top spin valve with improved seed layer |
US6714444B2 (en) * | 2002-08-06 | 2004-03-30 | Grandis, Inc. | Magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US20040063236A1 (en) * | 2000-12-18 | 2004-04-01 | Samsung Electro-Mechanics Co., Ltd. | GaN based group III-V nitride semiconductor light-emitting diode and method for fabricating the same |
US20040125649A1 (en) * | 2003-10-02 | 2004-07-01 | Durlam Mark A. | MRAM and methods for reading the MRAM |
US20040130936A1 (en) * | 2003-01-07 | 2004-07-08 | Grandis Inc. | Spin-transfer multilayer stack containing magnetic layers with resettable magnetization |
US20040136231A1 (en) * | 2003-01-10 | 2004-07-15 | Yiming Huai | Magnetostatically coupled magnetic elements utilizing spin transfer and an mram device using the magnetic element |
US6771534B2 (en) * | 2002-11-15 | 2004-08-03 | International Business Machines Corporation | Thermally-assisted magnetic writing using an oxide layer and current-induced heating |
US20040170055A1 (en) * | 2003-02-28 | 2004-09-02 | Frank Albert | Magnetostatically coupled magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US6791868B2 (en) * | 2003-01-02 | 2004-09-14 | International Business Machines Corporation | Ferromagnetic resonance switching for magnetic random access memory |
US20040235201A1 (en) * | 2003-05-21 | 2004-11-25 | Frank Albert | Methos for providing a sub .15 micron magnetic memory structure |
US6838740B2 (en) * | 2002-09-27 | 2005-01-04 | Grandis, Inc. | Thermally stable magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US20050041342A1 (en) * | 2003-08-21 | 2005-02-24 | Yiming Huai | Magnetoresistive element having reduced spin transfer induced noise |
US20050063222A1 (en) * | 2003-09-19 | 2005-03-24 | Yiming Huai | Current confined pass layer for magnetic elements utilizing spin-transfer and an MRAM device using such magnetic elements |
US6888742B1 (en) * | 2002-08-28 | 2005-05-03 | Grandis, Inc. | Off-axis pinned layer magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US6888704B1 (en) * | 2003-01-22 | 2005-05-03 | Western Digital (Fremont), Inc. | Method and system for providing high sensitivity giant magnetoresistive sensors |
US20050093092A1 (en) * | 2003-10-29 | 2005-05-05 | Tran Lung T. | Resistive memory device and method for making the same |
US6893741B2 (en) * | 2003-06-24 | 2005-05-17 | Hitachi Global Storage Technologies Netherlands B.V. | Magnetic device with improved antiferromagnetically coupling film |
US20050106810A1 (en) * | 2003-11-14 | 2005-05-19 | Mahendra Pakala | Stress assisted current driven switching for magnetic memory applications |
US20050136600A1 (en) * | 2003-12-22 | 2005-06-23 | Yiming Huai | Magnetic elements with ballistic magnetoresistance utilizing spin-transfer and an MRAM device using such magnetic elements |
US20050184839A1 (en) * | 2004-02-19 | 2005-08-25 | Nguyen Paul P. | Spin transfer magnetic element having low saturation magnetization free layers |
US6950335B2 (en) * | 2001-11-16 | 2005-09-27 | Commissariat A L'energie Atomique | Magnetic tunnel junction magnetic device, memory and writing and reading methods using said device |
US6958927B1 (en) * | 2002-10-09 | 2005-10-25 | Grandis Inc. | Magnetic element utilizing spin-transfer and half-metals and an MRAM device using the magnetic element |
US20050237787A1 (en) * | 2004-04-21 | 2005-10-27 | Yiming Huai | Spin transfer magnetic elements with spin depolarization layers |
US20050254286A1 (en) * | 2004-05-11 | 2005-11-17 | Thierry Valet | Spin barrier enhanced dual magnetoresistance effect element and magnetic memory using the same |
US6967863B2 (en) * | 2004-02-25 | 2005-11-22 | Grandis, Inc. | Perpendicular magnetization magnetic element utilizing spin transfer |
US6979586B2 (en) * | 2000-10-06 | 2005-12-27 | Headway Technologies, Inc. | Magnetic random access memory array with coupled soft adjacent magnetic layer |
US6985385B2 (en) * | 2003-08-26 | 2006-01-10 | Grandis, Inc. | Magnetic memory element utilizing spin transfer switching and storing multiple bits |
US6989972B1 (en) * | 2002-09-30 | 2006-01-24 | Western Digital (Fremont), Inc. | Magnetoresistive sensor with overlapping leads having distributed current |
US20060018057A1 (en) * | 2004-07-26 | 2006-01-26 | Yiming Huai | Magnetic tunnel junction having diffusion stop layer |
US6992359B2 (en) * | 2004-02-26 | 2006-01-31 | Grandis, Inc. | Spin transfer magnetic element with free layers having high perpendicular anisotropy and in-plane equilibrium magnetization |
US7006375B2 (en) * | 2003-06-06 | 2006-02-28 | Seagate Technology Llc | Hybrid write mechanism for high speed and high density magnetic random access memory |
US7009877B1 (en) * | 2003-11-14 | 2006-03-07 | Grandis, Inc. | Three-terminal magnetostatically coupled spin transfer-based MRAM cell |
US20060049472A1 (en) * | 2004-09-09 | 2006-03-09 | Zhitao Diao | Magnetic elements with spin engineered insertion layers and MRAM devices using the magnetic elements |
US7027268B1 (en) * | 1999-07-08 | 2006-04-11 | Western Digital (Fremont), Inc. | Method and system for providing a dual spin filter |
US20060102969A1 (en) * | 2004-11-16 | 2006-05-18 | Yiming Huai | Spin scattering and heat assisted switching of a magnetic element |
US20060114618A1 (en) * | 2004-09-24 | 2006-06-01 | Sony Corporation | Storage element and memory |
US20060141640A1 (en) * | 2004-12-29 | 2006-06-29 | Yiming Huai | MTJ elements with high spin polarization layers configured for spin-transfer switching and spintronics devices using the magnetic elements |
US7088609B2 (en) * | 2004-05-11 | 2006-08-08 | Grandis, Inc. | Spin barrier enhanced magnetoresistance effect element and magnetic memory using the same |
US7098494B2 (en) * | 2004-06-16 | 2006-08-29 | Grandis, Inc. | Re-configurable logic elements using heat assisted magnetic tunneling elements |
US7105372B2 (en) * | 2004-01-20 | 2006-09-12 | Headway Technologies, Inc. | Magnetic tunneling junction film structure with process determined in-plane magnetic anisotropy |
US7110287B2 (en) * | 2004-02-13 | 2006-09-19 | Grandis, Inc. | Method and system for providing heat assisted switching of a magnetic element utilizing spin transfer |
US20060221676A1 (en) * | 2005-03-31 | 2006-10-05 | Zhenghong Qian | Circuitry for use in current switching a magnetic cell |
US20060281258A1 (en) * | 2004-10-06 | 2006-12-14 | Bernard Dieny | Magnetic tunnel junction device and writing/reading method for said device |
US20070063237A1 (en) * | 2005-09-20 | 2007-03-22 | Yiming Huai | Magnetic device having multilayered free ferromagnetic layer |
US7224601B2 (en) * | 2005-08-25 | 2007-05-29 | Grandis Inc. | Oscillating-field assisted spin torque switching of a magnetic tunnel junction memory element |
US20070171694A1 (en) * | 2005-12-23 | 2007-07-26 | Yiming Huai | Current-switched spin-transfer magnetic devices with reduced spin-transfer switching current density |
US7570463B2 (en) * | 2005-04-04 | 2009-08-04 | International Business Machines Corporation | Magnetic tunnel junctions including crystalline and amorphous tunnel barrier materials |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100829556B1 (en) | 2002-05-29 | 2008-05-14 | 삼성전자주식회사 | Magneto-resistive Random access memory and method for manufacturing the same |
US7777261B2 (en) | 2005-09-20 | 2010-08-17 | Grandis Inc. | Magnetic device having stabilized free ferromagnetic layer |
-
2006
- 2006-09-13 US US11/520,868 patent/US7851840B2/en active Active
Patent Citations (77)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5695864A (en) * | 1995-09-28 | 1997-12-09 | International Business Machines Corporation | Electronic device using magnetic components |
US6146775A (en) * | 1996-11-18 | 2000-11-14 | Sanyo Electric Co., Ltd. | Magnetoresistive film |
US6137662A (en) * | 1998-04-07 | 2000-10-24 | Read-Rite Corporation | Magnetoresistive sensor with pinned SAL |
US6175476B1 (en) * | 1998-08-18 | 2001-01-16 | Read-Rite Corporation | Synthetic spin-valve device having high resistivity anti parallel coupling layer |
US6222707B1 (en) * | 1998-12-28 | 2001-04-24 | Read-Rite Corporation | Bottom or dual spin valve having a seed layer that results in an improved antiferromagnetic layer |
US6351355B1 (en) * | 1999-02-09 | 2002-02-26 | Read-Rite Corporation | Spin valve device with improved thermal stability |
US7027268B1 (en) * | 1999-07-08 | 2006-04-11 | Western Digital (Fremont), Inc. | Method and system for providing a dual spin filter |
US6687098B1 (en) * | 1999-07-08 | 2004-02-03 | Western Digital (Fremont), Inc. | Top spin valve with improved seed layer |
US6201763B1 (en) * | 1999-09-20 | 2001-03-13 | The United States Of America As Represented By The Secretary Of The Navy | Depthimeter |
US6381105B1 (en) * | 1999-10-22 | 2002-04-30 | Read-Rite Corporation | Hybrid dual spin valve sensor and method for making same |
US6266218B1 (en) * | 1999-10-28 | 2001-07-24 | International Business Machines Corporation | Magnetic sensors having antiferromagnetically exchange-coupled layers for longitudinal biasing |
US6447935B1 (en) * | 1999-11-23 | 2002-09-10 | Read-Rite Corporation | Method and system for reducing assymetry in a spin valve having a synthetic pinned layer |
US6172904B1 (en) * | 2000-01-27 | 2001-01-09 | Hewlett-Packard Company | Magnetic memory cell with symmetric switching characteristics |
US6438026B2 (en) * | 2000-03-09 | 2002-08-20 | Koninklijke Philips Electronics N.V. | Magnetic field element having a biasing magnetic layer structure |
US6211090B1 (en) * | 2000-03-21 | 2001-04-03 | Motorola, Inc. | Method of fabricating flux concentrating layer for use with magnetoresistive random access memories |
US20020015823A1 (en) * | 2000-05-09 | 2002-02-07 | Dirk Mauler | Planar product including a plurality of adhesively bonded fibrous plies |
US6979586B2 (en) * | 2000-10-06 | 2005-12-27 | Headway Technologies, Inc. | Magnetic random access memory array with coupled soft adjacent magnetic layer |
US20020105827A1 (en) * | 2000-12-07 | 2002-08-08 | Commissariat A L'energie Atomique | Three-layered stacked magnetic spin polarisation device with memory, using such a device |
US6603677B2 (en) * | 2000-12-07 | 2003-08-05 | Commissariat A L'energie Atomique | Three-layered stacked magnetic spin polarization device with memory |
US20040063236A1 (en) * | 2000-12-18 | 2004-04-01 | Samsung Electro-Mechanics Co., Ltd. | GaN based group III-V nitride semiconductor light-emitting diode and method for fabricating the same |
US6351409B1 (en) * | 2001-01-04 | 2002-02-26 | Motorola, Inc. | MRAM write apparatus and method |
US6649960B1 (en) * | 2001-02-16 | 2003-11-18 | Maxtor Corporation | Synthetic free layer structure for MRAM devices |
US6347049B1 (en) * | 2001-07-25 | 2002-02-12 | International Business Machines Corporation | Low resistance magnetic tunnel junction device with bilayer or multilayer tunnel barrier |
US6545906B1 (en) * | 2001-10-16 | 2003-04-08 | Motorola, Inc. | Method of writing to scalable magnetoresistance random access memory element |
US6950335B2 (en) * | 2001-11-16 | 2005-09-27 | Commissariat A L'energie Atomique | Magnetic tunnel junction magnetic device, memory and writing and reading methods using said device |
US6518071B1 (en) * | 2002-03-28 | 2003-02-11 | Motorola, Inc. | Magnetoresistive random access memory device and method of fabrication thereof |
US6633498B1 (en) * | 2002-06-18 | 2003-10-14 | Motorola, Inc. | Magnetoresistive random access memory with reduced switching field |
US7106624B2 (en) * | 2002-08-06 | 2006-09-12 | Grandis, Inc. | Magnetic element utilizing spin transfer and an mram device using the magnetic element |
US6714444B2 (en) * | 2002-08-06 | 2004-03-30 | Grandis, Inc. | Magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US6920063B2 (en) * | 2002-08-06 | 2005-07-19 | Grandis, Inc. | Magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US6888742B1 (en) * | 2002-08-28 | 2005-05-03 | Grandis, Inc. | Off-axis pinned layer magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US6838740B2 (en) * | 2002-09-27 | 2005-01-04 | Grandis, Inc. | Thermally stable magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US6989972B1 (en) * | 2002-09-30 | 2006-01-24 | Western Digital (Fremont), Inc. | Magnetoresistive sensor with overlapping leads having distributed current |
US6958927B1 (en) * | 2002-10-09 | 2005-10-25 | Grandis Inc. | Magnetic element utilizing spin-transfer and half-metals and an MRAM device using the magnetic element |
US6771534B2 (en) * | 2002-11-15 | 2004-08-03 | International Business Machines Corporation | Thermally-assisted magnetic writing using an oxide layer and current-induced heating |
US6791868B2 (en) * | 2003-01-02 | 2004-09-14 | International Business Machines Corporation | Ferromagnetic resonance switching for magnetic random access memory |
US20040130936A1 (en) * | 2003-01-07 | 2004-07-08 | Grandis Inc. | Spin-transfer multilayer stack containing magnetic layers with resettable magnetization |
US6829161B2 (en) * | 2003-01-10 | 2004-12-07 | Grandis, Inc. | Magnetostatically coupled magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US20040136231A1 (en) * | 2003-01-10 | 2004-07-15 | Yiming Huai | Magnetostatically coupled magnetic elements utilizing spin transfer and an mram device using the magnetic element |
US6888704B1 (en) * | 2003-01-22 | 2005-05-03 | Western Digital (Fremont), Inc. | Method and system for providing high sensitivity giant magnetoresistive sensors |
US20040170055A1 (en) * | 2003-02-28 | 2004-09-02 | Frank Albert | Magnetostatically coupled magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US6847547B2 (en) * | 2003-02-28 | 2005-01-25 | Grandis, Inc. | Magnetostatically coupled magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US20040235201A1 (en) * | 2003-05-21 | 2004-11-25 | Frank Albert | Methos for providing a sub .15 micron magnetic memory structure |
US6933155B2 (en) * | 2003-05-21 | 2005-08-23 | Grandis, Inc. | Methods for providing a sub .15 micron magnetic memory structure |
US7006375B2 (en) * | 2003-06-06 | 2006-02-28 | Seagate Technology Llc | Hybrid write mechanism for high speed and high density magnetic random access memory |
US6893741B2 (en) * | 2003-06-24 | 2005-05-17 | Hitachi Global Storage Technologies Netherlands B.V. | Magnetic device with improved antiferromagnetically coupling film |
US20050041342A1 (en) * | 2003-08-21 | 2005-02-24 | Yiming Huai | Magnetoresistive element having reduced spin transfer induced noise |
US6985385B2 (en) * | 2003-08-26 | 2006-01-10 | Grandis, Inc. | Magnetic memory element utilizing spin transfer switching and storing multiple bits |
US20050063222A1 (en) * | 2003-09-19 | 2005-03-24 | Yiming Huai | Current confined pass layer for magnetic elements utilizing spin-transfer and an MRAM device using such magnetic elements |
US20040125649A1 (en) * | 2003-10-02 | 2004-07-01 | Durlam Mark A. | MRAM and methods for reading the MRAM |
US20050093092A1 (en) * | 2003-10-29 | 2005-05-05 | Tran Lung T. | Resistive memory device and method for making the same |
US20050106810A1 (en) * | 2003-11-14 | 2005-05-19 | Mahendra Pakala | Stress assisted current driven switching for magnetic memory applications |
US7009877B1 (en) * | 2003-11-14 | 2006-03-07 | Grandis, Inc. | Three-terminal magnetostatically coupled spin transfer-based MRAM cell |
US20060192237A1 (en) * | 2003-12-22 | 2006-08-31 | Yiming Huai | Magnetic elements with ballistic magnetoresistance utilizing spin-transfer and an MRAM device using such magnetic elements |
US20050136600A1 (en) * | 2003-12-22 | 2005-06-23 | Yiming Huai | Magnetic elements with ballistic magnetoresistance utilizing spin-transfer and an MRAM device using such magnetic elements |
US7105372B2 (en) * | 2004-01-20 | 2006-09-12 | Headway Technologies, Inc. | Magnetic tunneling junction film structure with process determined in-plane magnetic anisotropy |
US7110287B2 (en) * | 2004-02-13 | 2006-09-19 | Grandis, Inc. | Method and system for providing heat assisted switching of a magnetic element utilizing spin transfer |
US20050184839A1 (en) * | 2004-02-19 | 2005-08-25 | Nguyen Paul P. | Spin transfer magnetic element having low saturation magnetization free layers |
US6967863B2 (en) * | 2004-02-25 | 2005-11-22 | Grandis, Inc. | Perpendicular magnetization magnetic element utilizing spin transfer |
US6992359B2 (en) * | 2004-02-26 | 2006-01-31 | Grandis, Inc. | Spin transfer magnetic element with free layers having high perpendicular anisotropy and in-plane equilibrium magnetization |
US20060081953A1 (en) * | 2004-02-26 | 2006-04-20 | Nguyen Paul P | Spin transfer magnetic element with free layers having high perpendicular anisotropy and in-plane equilibrium magnetization |
US20050237787A1 (en) * | 2004-04-21 | 2005-10-27 | Yiming Huai | Spin transfer magnetic elements with spin depolarization layers |
US20050254286A1 (en) * | 2004-05-11 | 2005-11-17 | Thierry Valet | Spin barrier enhanced dual magnetoresistance effect element and magnetic memory using the same |
US7057921B2 (en) * | 2004-05-11 | 2006-06-06 | Grandis, Inc. | Spin barrier enhanced dual magnetoresistance effect element and magnetic memory using the same |
US7088609B2 (en) * | 2004-05-11 | 2006-08-08 | Grandis, Inc. | Spin barrier enhanced magnetoresistance effect element and magnetic memory using the same |
US7098494B2 (en) * | 2004-06-16 | 2006-08-29 | Grandis, Inc. | Re-configurable logic elements using heat assisted magnetic tunneling elements |
US20060018057A1 (en) * | 2004-07-26 | 2006-01-26 | Yiming Huai | Magnetic tunnel junction having diffusion stop layer |
US20060049472A1 (en) * | 2004-09-09 | 2006-03-09 | Zhitao Diao | Magnetic elements with spin engineered insertion layers and MRAM devices using the magnetic elements |
US20060114618A1 (en) * | 2004-09-24 | 2006-06-01 | Sony Corporation | Storage element and memory |
US20060281258A1 (en) * | 2004-10-06 | 2006-12-14 | Bernard Dieny | Magnetic tunnel junction device and writing/reading method for said device |
US20060102969A1 (en) * | 2004-11-16 | 2006-05-18 | Yiming Huai | Spin scattering and heat assisted switching of a magnetic element |
US20060141640A1 (en) * | 2004-12-29 | 2006-06-29 | Yiming Huai | MTJ elements with high spin polarization layers configured for spin-transfer switching and spintronics devices using the magnetic elements |
US20060221676A1 (en) * | 2005-03-31 | 2006-10-05 | Zhenghong Qian | Circuitry for use in current switching a magnetic cell |
US7570463B2 (en) * | 2005-04-04 | 2009-08-04 | International Business Machines Corporation | Magnetic tunnel junctions including crystalline and amorphous tunnel barrier materials |
US7224601B2 (en) * | 2005-08-25 | 2007-05-29 | Grandis Inc. | Oscillating-field assisted spin torque switching of a magnetic tunnel junction memory element |
US20070063237A1 (en) * | 2005-09-20 | 2007-03-22 | Yiming Huai | Magnetic device having multilayered free ferromagnetic layer |
US20070171694A1 (en) * | 2005-12-23 | 2007-07-26 | Yiming Huai | Current-switched spin-transfer magnetic devices with reduced spin-transfer switching current density |
Cited By (145)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060018057A1 (en) * | 2004-07-26 | 2006-01-26 | Yiming Huai | Magnetic tunnel junction having diffusion stop layer |
US7576956B2 (en) | 2004-07-26 | 2009-08-18 | Grandis Inc. | Magnetic tunnel junction having diffusion stop layer |
US7777261B2 (en) | 2005-09-20 | 2010-08-17 | Grandis Inc. | Magnetic device having stabilized free ferromagnetic layer |
US20070063237A1 (en) * | 2005-09-20 | 2007-03-22 | Yiming Huai | Magnetic device having multilayered free ferromagnetic layer |
US20070063236A1 (en) * | 2005-09-20 | 2007-03-22 | Yiming Huai | Magnetic device having stabilized free ferromagnetic layer |
US7859034B2 (en) | 2005-09-20 | 2010-12-28 | Grandis Inc. | Magnetic devices having oxide antiferromagnetic layer next to free ferromagnetic layer |
US20100072524A1 (en) * | 2005-09-20 | 2010-03-25 | Yiming Huai | Magnetic Devices Having Oxide Antiferromagnetic Layer Next To Free Ferromagnetic Layer |
US7973349B2 (en) | 2005-09-20 | 2011-07-05 | Grandis Inc. | Magnetic device having multilayered free ferromagnetic layer |
US20070246787A1 (en) * | 2006-03-29 | 2007-10-25 | Lien-Chang Wang | On-plug magnetic tunnel junction devices based on spin torque transfer switching |
US20070253122A1 (en) * | 2006-04-28 | 2007-11-01 | Kabushiki Kaisha Toshiba | Magneto-resistive element and method of manufacturing the same |
US8274766B2 (en) * | 2006-04-28 | 2012-09-25 | Kabushiki Kaisha Toshiba | Magnetic recording element including a thin film layer with changeable magnetization direction |
US20100240152A1 (en) * | 2006-11-01 | 2010-09-23 | Avalanche Technology, Inc. | Current-Confined Effect of Magnetic Nano-Current-Channel (NCC) for Magnetic Random Access Memory (MRAM) |
US7981697B2 (en) * | 2006-11-01 | 2011-07-19 | Avalanche Technology, Inc. | Current-confined effect of magnetic nano-current-channel (NCC) for magnetic random access memory (MRAM) |
US7602033B2 (en) * | 2007-05-29 | 2009-10-13 | Headway Technologies, Inc. | Low resistance tunneling magnetoresistive sensor with composite inner pinned layer |
US20080299679A1 (en) * | 2007-05-29 | 2008-12-04 | Headway Technologies, Inc. | Low resistance tunneling magnetoresistive sensor with composite inner pinned layer |
US20100214835A1 (en) * | 2007-06-27 | 2010-08-26 | Yunfei Ding | Magnetic shielding in magnetic multilayer structures |
US7957179B2 (en) | 2007-06-27 | 2011-06-07 | Grandis Inc. | Magnetic shielding in magnetic multilayer structures |
US20110210410A1 (en) * | 2007-06-27 | 2011-09-01 | Grandis Inc. | Magnetic shielding in magnetic multilayer structures |
US8213221B2 (en) | 2007-06-27 | 2012-07-03 | Grandis, Inc. | Magnetic shielding in magnetic multilayer structures |
US7982275B2 (en) | 2007-08-22 | 2011-07-19 | Grandis Inc. | Magnetic element having low saturation magnetization |
US8476723B2 (en) | 2007-08-22 | 2013-07-02 | Grandis, Inc. | Magnetic element having low saturation magnetization |
US20090050991A1 (en) * | 2007-08-22 | 2009-02-26 | Hide Nagai | Magnetic Element Having Low Saturation Magnetization |
US8004881B2 (en) * | 2007-12-19 | 2011-08-23 | Qualcomm Incorporated | Magnetic tunnel junction device with separate read and write paths |
US20090161422A1 (en) * | 2007-12-19 | 2009-06-25 | Qualcomm Incorporated | Magnetic Tunnel Junction Device with Separate Read and Write Paths |
US7948044B2 (en) | 2008-04-09 | 2011-05-24 | Magic Technologies, Inc. | Low switching current MTJ element for ultra-high STT-RAM and a method for making the same |
US20090256220A1 (en) * | 2008-04-09 | 2009-10-15 | Magic Technologies, Inc. | Low switching current MTJ element for ultra-high STT-RAM and a method for making the same |
WO2009126201A1 (en) * | 2008-04-09 | 2009-10-15 | Magic Technologies, Inc. | A low switching current mtj element for ultra-high stt-ram and a method for making the same |
US8659852B2 (en) | 2008-04-21 | 2014-02-25 | Seagate Technology Llc | Write-once magentic junction memory array |
US8203871B2 (en) | 2008-05-23 | 2012-06-19 | Seagate Technology Llc | Reconfigurable magnetic logic device using spin torque |
US8179716B2 (en) | 2008-05-23 | 2012-05-15 | Seagate Technology Llc | Non-volatile programmable logic gates and adders |
US20110069536A1 (en) * | 2008-05-23 | 2011-03-24 | Seagate Technology Llc | Reconfigurable magnetic logic device using spin torque |
US20110068825A1 (en) * | 2008-05-23 | 2011-03-24 | Seagate Technology Llc | Non-volatile programmable logic gates and adders |
US8116123B2 (en) * | 2008-06-27 | 2012-02-14 | Seagate Technology Llc | Spin-transfer torque memory non-destructive self-reference read method |
US8411495B2 (en) * | 2008-06-27 | 2013-04-02 | Seagate Technology Llc | Spin-transfer torque memory self-reference read method |
US8675401B2 (en) * | 2008-06-27 | 2014-03-18 | Seagate Technology Llc | Spin-transfer torque memory self-reference read method |
US20090323403A1 (en) * | 2008-06-27 | 2009-12-31 | Seagate Technology Llc | Spin-transfer torque memory non-destructive self-reference read method |
US20120106241A1 (en) * | 2008-06-27 | 2012-05-03 | Seagate Technology Llc | Spin-transfer torque memory self-reference read method |
US8116122B2 (en) * | 2008-06-27 | 2012-02-14 | Seagate Technology Llc | Spin-transfer torque memory self-reference read method |
US8416614B2 (en) * | 2008-06-27 | 2013-04-09 | Seagate Technology Llc | Spin-transfer torque memory non-destructive self-reference read method |
US20120127787A1 (en) * | 2008-06-27 | 2012-05-24 | Seagate Technology Llc | Spin-transfer torque memory non-destructive self-reference read method |
US20110090733A1 (en) * | 2008-08-26 | 2011-04-21 | Seagate Technology Llc | Memory with separate read and write paths |
US8422278B2 (en) | 2008-08-26 | 2013-04-16 | Seagate Technology Llc | Memory with separate read and write paths |
US8711608B2 (en) | 2008-08-26 | 2014-04-29 | Seagate Technology Llc | Memory with separate read and write paths |
US8400823B2 (en) | 2008-08-26 | 2013-03-19 | Seagate Technology Llc | Memory with separate read and write paths |
US20100208513A1 (en) * | 2008-08-26 | 2010-08-19 | Seagate Technology Llc | Memory with separate read and write paths |
US20100067293A1 (en) * | 2008-09-12 | 2010-03-18 | David Chang-Cheng Yu | Programmable and Redundant Circuitry Based On Magnetic Tunnel Junction (MTJ) |
US7894248B2 (en) | 2008-09-12 | 2011-02-22 | Grandis Inc. | Programmable and redundant circuitry based on magnetic tunnel junction (MTJ) |
US8138561B2 (en) * | 2008-09-18 | 2012-03-20 | Magic Technologies, Inc. | Structure and method to fabricate high performance MTJ devices for spin-transfer torque (STT)-RAM |
US20100065935A1 (en) * | 2008-09-18 | 2010-03-18 | Magic Technologies, Inc. | Structure and method to fabricate high performance MTJ devices for spin-transfer torque (STT)-RAM |
US20100074092A1 (en) * | 2008-09-24 | 2010-03-25 | Qualcomm Incorporated | Reducing Spin Pumping Induced Damping of a Free Layer of a Memory Device |
US9929211B2 (en) * | 2008-09-24 | 2018-03-27 | Qualcomm Incorporated | Reducing spin pumping induced damping of a free layer of a memory device |
US7985994B2 (en) | 2008-09-29 | 2011-07-26 | Seagate Technology Llc | Flux-closed STRAM with electronically reflective insulative spacer |
US9041083B2 (en) | 2008-09-29 | 2015-05-26 | Seagate Technology Llc | Flux-closed STRAM with electronically reflective insulative spacer |
US8362534B2 (en) | 2008-09-29 | 2013-01-29 | Seagate Technology Llc | Flux-closed STRAM with electronically reflective insulative spacer |
US20100078742A1 (en) * | 2008-09-29 | 2010-04-01 | Seagate Technology Llc | Flux-closed stram with electronically reflective insulative spacer |
US20100080036A1 (en) * | 2008-09-30 | 2010-04-01 | Micron Technology, Inc. | Unidirectional spin torque transfer magnetic memory cell structure |
US9589618B2 (en) | 2008-09-30 | 2017-03-07 | Micron Technology, Inc. | Unidirectional spin torque transfer magnetic memory cell structure |
US20100080047A1 (en) * | 2008-09-30 | 2010-04-01 | Micron Technology, Inc. | Spin current generator for stt-mram or other spintronics applications |
US20100080048A1 (en) * | 2008-09-30 | 2010-04-01 | Micron Technology, Inc. | Stt-mram cell structure incorporating piezoelectric stress material |
US8102700B2 (en) | 2008-09-30 | 2012-01-24 | Micron Technology, Inc. | Unidirectional spin torque transfer magnetic memory cell structure |
US10573366B2 (en) | 2008-09-30 | 2020-02-25 | Micron Technology, Inc. | Unidirectional spin torque transfer magnetic memory cell structure and methods of programming the same |
US7876603B2 (en) | 2008-09-30 | 2011-01-25 | Micron Technology, Inc. | Spin current generator for STT-MRAM or other spintronics applications |
US10127962B2 (en) | 2008-09-30 | 2018-11-13 | Micron Technology, Inc. | Unidirectional spin torque transfer magnetic memory cell structure |
US8310861B2 (en) | 2008-09-30 | 2012-11-13 | Micron Technology, Inc. | STT-MRAM cell structure incorporating piezoelectric stress material |
US8917542B2 (en) | 2008-09-30 | 2014-12-23 | Micron Technology, Inc. | Unidirectional spin torque transfer magnetic memory cell structure |
US9552858B2 (en) | 2008-09-30 | 2017-01-24 | Micron Technology. Inc. | STT-MRAM cell structure incorporating piezoelectric stress material |
US8634223B2 (en) | 2008-10-08 | 2014-01-21 | Seagate Technology Llc | Magnetic memory with asymmetric energy barrier |
US8199562B2 (en) | 2008-10-08 | 2012-06-12 | Seagate Technology Llc | Memory cell with enhanced read and write sense margins |
US7852660B2 (en) | 2008-10-08 | 2010-12-14 | Seagate Technology Llc | Enhancing read and write sense margins in a resistive sense element |
US7881096B2 (en) | 2008-10-08 | 2011-02-01 | Seagate Technology Llc | Asymmetric write current compensation |
US20100085795A1 (en) * | 2008-10-08 | 2010-04-08 | Seagate Technology Llc | Asymmetric Write Current Compensation |
US8169810B2 (en) | 2008-10-08 | 2012-05-01 | Seagate Technology Llc | Magnetic memory with asymmetric energy barrier |
US20100085796A1 (en) * | 2008-10-08 | 2010-04-08 | Seagate Technology Llc | Enhancing Read and Write Sense Margins in a Resistive Sense Element |
US20110075471A1 (en) * | 2008-10-08 | 2011-03-31 | Seagate Technology Llc | Enhancing Read and Write Sense Margins in a Resistive Sense Element |
US8107282B2 (en) | 2008-10-08 | 2012-01-31 | Seagate Technology Llc | Asymmetric write current compensation |
US8320169B2 (en) | 2008-10-08 | 2012-11-27 | Seagate Technology Llc | Asymmetric write current compensation |
US20110134688A1 (en) * | 2008-10-08 | 2011-06-09 | Seagate Technology Llc | Asymmetric Write Current Compensation |
US8089132B2 (en) | 2008-10-09 | 2012-01-03 | Seagate Technology Llc | Magnetic memory with phonon glass electron crystal material |
US20100090261A1 (en) * | 2008-10-09 | 2010-04-15 | Seagate Technology Llc | Magnetic stack with laminated layer |
US8687413B2 (en) | 2008-10-09 | 2014-04-01 | Seagate Technology Llc | Magnetic memory with phonon glass electron crystal material |
US8416619B2 (en) | 2008-10-09 | 2013-04-09 | Seagate Technology Llc | Magnetic memory with phonon glass electron crystal material |
US8039913B2 (en) | 2008-10-09 | 2011-10-18 | Seagate Technology Llc | Magnetic stack with laminated layer |
US20100102405A1 (en) * | 2008-10-27 | 2010-04-29 | Seagate Technology Llc | St-ram employing a spin filter |
US8045366B2 (en) | 2008-11-05 | 2011-10-25 | Seagate Technology Llc | STRAM with composite free magnetic element |
US8681539B2 (en) | 2008-11-05 | 2014-03-25 | Seagate Technology Llc | STRAM with composite free magnetic element |
US20110216581A1 (en) * | 2008-11-05 | 2011-09-08 | Micron Technology, Inc. | Spin torque transfer cell structure utilizing field-induced antiferromagnetic or ferromagnetic coupling |
US20100110783A1 (en) * | 2008-11-05 | 2010-05-06 | Micron Technology, Inc. | Spin torque transfer cell structure utilizing field-induced antiferromagnetic or ferromagnetic coupling |
US8218357B2 (en) | 2008-11-05 | 2012-07-10 | Micron Technology, Inc. | Spin torque transfer cell structure utilizing field-induced antiferromagnetic or ferromagnetic coupling |
US20100109108A1 (en) * | 2008-11-05 | 2010-05-06 | Seagate Technology Llc | Stram with composite free magnetic element |
US7944738B2 (en) | 2008-11-05 | 2011-05-17 | Micron Technology, Inc. | Spin torque transfer cell structure utilizing field-induced antiferromagnetic or ferromagnetic coupling |
US8422279B2 (en) | 2008-11-05 | 2013-04-16 | Seagate Technology Llc | STRAM with composite free magnetic element |
US8665640B2 (en) | 2008-11-05 | 2014-03-04 | Micron Technologies, Inc. | Spin torque transfer cell structure utilizing field-induced antiferromagnetic or ferromagnetic coupling |
US8043732B2 (en) | 2008-11-11 | 2011-10-25 | Seagate Technology Llc | Memory cell with radial barrier |
US8440330B2 (en) | 2008-11-11 | 2013-05-14 | Seagate Technology, Llc | Memory cell with radial barrier |
US8293571B2 (en) | 2008-11-12 | 2012-10-23 | Seagate Technology Llc | Programmable metallization cells and methods of forming the same |
US7826181B2 (en) | 2008-11-12 | 2010-11-02 | Seagate Technology Llc | Magnetic memory with porous non-conductive current confinement layer |
US8940577B2 (en) | 2008-11-12 | 2015-01-27 | Seagate Technology Llc | Programmable metallization cells and methods of forming the same |
US20100117170A1 (en) * | 2008-11-12 | 2010-05-13 | Seagate Technology Llc | Magnetic memory with porous non-conductive current confinement layer |
US20110037047A1 (en) * | 2008-11-12 | 2011-02-17 | Seagate Technology Llc | Programmable metallization cells and methods of forming the same |
US20100117051A1 (en) * | 2008-11-12 | 2010-05-13 | Seagate Technology Llc | Memory cells including nanoporous layers containing conductive material |
US20110026321A1 (en) * | 2008-11-12 | 2011-02-03 | Seagate Technology Llc | Magnetic memory with porous non-conductive current confinement layer |
US8456903B2 (en) | 2008-11-12 | 2013-06-04 | Seagate Technology Llc | Magnetic memory with porous non-conductive current confinement layer |
US7750386B2 (en) | 2008-11-12 | 2010-07-06 | Seagate Technology Llc | Memory cells including nanoporous layers containing conductive material |
US20100117052A1 (en) * | 2008-11-12 | 2010-05-13 | Seagate Technology Llc | Programmable metallization cells and methods of forming the same |
US7842938B2 (en) | 2008-11-12 | 2010-11-30 | Seagate Technology Llc | Programmable metallization cells and methods of forming the same |
US8289756B2 (en) | 2008-11-25 | 2012-10-16 | Seagate Technology Llc | Non volatile memory including stabilizing structures |
US9940989B2 (en) | 2009-01-09 | 2018-04-10 | Micron Technology, Inc. | STT-MRAM cell structures |
US9595664B2 (en) | 2009-01-09 | 2017-03-14 | Micron Technology, Inc. | STT-MRAM cell structures |
US8945950B2 (en) | 2009-01-09 | 2015-02-03 | Micron Technology, Inc. | STT-MRAM cell structures |
US8553449B2 (en) | 2009-01-09 | 2013-10-08 | Micron Technology, Inc. | STT-MRAM cell structures |
US9437809B2 (en) | 2009-01-12 | 2016-09-06 | Micron Technology, Inc. | Memory cell having nonmagnetic filament contact and methods of operating and fabricating the same |
US20110236568A1 (en) * | 2009-01-12 | 2011-09-29 | Micron Technology, Inc. | Memory cell having nonmagnetic filament contact and methods of operating and fabricating the same |
US7957182B2 (en) | 2009-01-12 | 2011-06-07 | Micron Technology, Inc. | Memory cell having nonmagnetic filament contact and methods of operating and fabricating the same |
US8309166B2 (en) | 2009-01-12 | 2012-11-13 | Micron Technology, Inc. | Memory cell having nonmagnetic filament contact and methods of operating and fabricating the same |
US20100177561A1 (en) * | 2009-01-12 | 2010-07-15 | Micron Technology, Inc. | Memory cell having nonmagnetic filament contact and methods of operating and fabricating the same |
US8059374B2 (en) | 2009-01-14 | 2011-11-15 | Headway Technologies, Inc. | TMR device with novel free layer structure |
US20100177449A1 (en) * | 2009-01-14 | 2010-07-15 | Headway Technologies, Inc. | TMR device with novel free layer stucture |
US8537607B2 (en) | 2009-01-29 | 2013-09-17 | Seagate Technology Llc | Staggered magnetic tunnel junction |
US20110026320A1 (en) * | 2009-01-29 | 2011-02-03 | Seagate Technology Llc | Staggered magnetic tunnel junction |
US8203874B2 (en) | 2009-01-29 | 2012-06-19 | Seagate Technology Llc | Staggered magnetic tunnel junction |
US7957183B2 (en) | 2009-05-04 | 2011-06-07 | Magic Technologies, Inc. | Single bit line SMT MRAM array architecture and the programming method |
US20100277974A1 (en) * | 2009-05-04 | 2010-11-04 | Magic Technologies, Inc. | Single bit line SMT MRAM array architecture and the programming method |
US8294227B2 (en) | 2009-07-13 | 2012-10-23 | Seagate Technology Llc | Magnetic stack having reference layers with orthogonal magnetization orientation directions |
US7999338B2 (en) | 2009-07-13 | 2011-08-16 | Seagate Technology Llc | Magnetic stack having reference layers with orthogonal magnetization orientation directions |
US8519498B2 (en) | 2009-07-13 | 2013-08-27 | Seagate Technology Llc | Magnetic stack having reference layers with orthogonal magnetization orientation directions |
US8411493B2 (en) | 2009-10-30 | 2013-04-02 | Honeywell International Inc. | Selection device for a spin-torque transfer magnetic random access memory |
US8259420B2 (en) | 2010-02-01 | 2012-09-04 | Headway Technologies, Inc. | TMR device with novel free layer structure |
US20110188157A1 (en) * | 2010-02-01 | 2011-08-04 | Headway Technologies, Inc. | TMR device with novel free layer structure |
US8675400B2 (en) * | 2010-09-22 | 2014-03-18 | Kabushiki Kaisha Toshiba | Magnetic memory |
US20120069641A1 (en) * | 2010-09-22 | 2012-03-22 | Akira Katayama | Magnetic memory |
US20120235258A1 (en) * | 2010-11-22 | 2012-09-20 | Headway Technologies, Inc. | TMR Device with Improved MgO Barrier |
US8987006B2 (en) * | 2011-04-22 | 2015-03-24 | Samsung Electronics Co., Ltd. | Method and system for providing a magnetic junction having an engineered barrier layer |
US20120267736A1 (en) * | 2011-04-22 | 2012-10-25 | Kiseok Moon | Method And System For Providing A Magnetic Junction Having An Engineered Barrier Layer |
US8772845B2 (en) * | 2011-09-22 | 2014-07-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Technique for smoothing an interface between layers of a semiconductor device |
US20130075837A1 (en) * | 2011-09-22 | 2013-03-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Technique for smoothing an interface between layers of a semiconductor device |
US8823118B2 (en) * | 2012-01-05 | 2014-09-02 | Headway Technologies, Inc. | Spin torque transfer magnetic tunnel junction fabricated with a composite tunneling barrier layer |
WO2013103517A1 (en) * | 2012-01-05 | 2013-07-11 | Headway Technologies, Inc. | Spin torque transfer magnetic tunnel junction fabricated with a composite tunneling barrier layer |
US20130175644A1 (en) * | 2012-01-05 | 2013-07-11 | Headway Technologies, Inc. | Spin Torque Transfer Magnetic Tunnel Junction Fabricated with a Composite Tunneling Barrier Layer |
TWI643367B (en) * | 2013-02-27 | 2018-12-01 | 南韓商三星電子股份有限公司 | Material composition for foming free layer of magnetic device, free layer and magnetic element |
US9437655B2 (en) * | 2014-01-24 | 2016-09-06 | National Taiwan University | Magnetic tunnel junction with superlattice barriers |
US20150214275A1 (en) * | 2014-01-24 | 2015-07-30 | National Taiwan University | Magnetic tunnel junction with superlattice barriers |
US10763428B2 (en) | 2015-07-20 | 2020-09-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Magnetic tunnel junction with low defect rate after high temperature anneal for magnetic device applications |
US11309489B2 (en) | 2015-07-20 | 2022-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Magnetic tunnel junction with low defect rate after high temperature anneal for magnetic device applications |
US10103199B2 (en) * | 2015-09-15 | 2018-10-16 | Kabushiki Kaisha Toshiba | Magnetic memory |
US20170141158A1 (en) * | 2015-09-15 | 2017-05-18 | Kabushiki Kaisha Toshiba | Magnetic memory |
Also Published As
Publication number | Publication date |
---|---|
US7851840B2 (en) | 2010-12-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7851840B2 (en) | Devices and circuits based on magnetic tunnel junctions utilizing a multilayer barrier | |
US9478279B2 (en) | High capacity low cost multi-state magnetic memory | |
US7777261B2 (en) | Magnetic device having stabilized free ferromagnetic layer | |
US8476723B2 (en) | Magnetic element having low saturation magnetization | |
US7973349B2 (en) | Magnetic device having multilayered free ferromagnetic layer | |
US9666793B2 (en) | Method of manufacturing magnetoresistive element(s) | |
US7430135B2 (en) | Current-switched spin-transfer magnetic devices with reduced spin-transfer switching current density | |
US7859034B2 (en) | Magnetic devices having oxide antiferromagnetic layer next to free ferromagnetic layer | |
JP5193419B2 (en) | Spin injection magnetic random access memory and writing method thereof | |
US10953319B2 (en) | Spin transfer MRAM element having a voltage bias control | |
US7869272B2 (en) | Memory device and memory for retaining information based on amagnetization state of a magnetic material | |
US20060279981A1 (en) | Fast magnetic memory devices utilizing spin transfer and magnetic elements used therein | |
US20140254252A1 (en) | Magnetoresistive element | |
US11631804B2 (en) | Magnetoresistive effect element and magnetic memory | |
JP6427396B2 (en) | Magnetoresistance element and magnetic memory | |
US9991314B2 (en) | Magnetoresistive element and magnetic memory | |
JP2008187048A (en) | Magnetoresistive effect element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GRANDIS INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DIAO, ZHITAO;HUAI, YIMING;REEL/FRAME:019707/0566 Effective date: 20060912 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SAMSUNG SEMICONDUCTOR INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GRANDIS, INC.;REEL/FRAME:037958/0728 Effective date: 20160224 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |