US20080079059A1 - Method of manufacturing a nonvolatile semiconductor memory device and select gate device having a stacked gate structure - Google Patents
Method of manufacturing a nonvolatile semiconductor memory device and select gate device having a stacked gate structure Download PDFInfo
- Publication number
- US20080079059A1 US20080079059A1 US11/789,471 US78947107A US2008079059A1 US 20080079059 A1 US20080079059 A1 US 20080079059A1 US 78947107 A US78947107 A US 78947107A US 2008079059 A1 US2008079059 A1 US 2008079059A1
- Authority
- US
- United States
- Prior art keywords
- gate
- insulation films
- floating
- height
- gate insulating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 36
- 238000004519 manufacturing process Methods 0.000 title description 10
- 238000009413 insulation Methods 0.000 claims abstract description 30
- 238000000034 method Methods 0.000 claims abstract description 25
- 239000000758 substrate Substances 0.000 claims abstract description 25
- 238000002955 isolation Methods 0.000 claims abstract description 24
- 238000009792 diffusion process Methods 0.000 claims abstract description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 10
- 229920005591 polysilicon Polymers 0.000 claims description 10
- 150000004767 nitrides Chemical class 0.000 claims description 8
- 239000000463 material Substances 0.000 claims description 4
- 239000000126 substance Substances 0.000 claims description 4
- 230000015572 biosynthetic process Effects 0.000 claims description 3
- 229920002120 photoresistant polymer Polymers 0.000 claims description 2
- 238000000926 separation method Methods 0.000 claims 4
- 230000006378 damage Effects 0.000 abstract description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 1
- 229910052710 silicon Inorganic materials 0.000 abstract 1
- 239000010703 silicon Substances 0.000 abstract 1
- 239000007772 electrode material Substances 0.000 description 18
- 238000005530 etching Methods 0.000 description 7
- 238000005192 partition Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Abstract
A non-volatile semiconductor memory device, which is intended to prevent data destruction by movements of electric charges between floating gates and thereby improve the reliability, includes element isolation/insulation films buried into a silicon substrate to isolate stripe-shaped element-forming regions. Formed on the substrate area floating gate via a first gate insulating film and further a control gate via a second gate insulating film. Source and drain diffusion layers are formed in self-alignment with control gates. The second gate insulating film on the floating gate is divided and separated together with the floating gate by slits above the element isolation/insulation films into discrete portions of individual memory cells. The select gate is formed with a STI recess process in advance locally in the select area.
Description
- This application is a divisional of U.S. Pat. No. 6,720,610, and U.S. Pat. No. 5,150,178.
- The present invention generally relates to nonvolatile semiconductor memory device. More particularly, it pertains to a method and structure for an improve NAND select gate formation.
- This invention relates to a nonvolatile semiconductor memory device and its manufacturing method.
- There is known an electrically rewritable, nonvolatile semiconductor memory (Flash) using memory cells of a stacked-gate structure stacking floating gates and control gates. This kind of Flash uses a tunneling insulation film as a first gate insulating film between floating gates and a semiconductor substrate and typically uses, as the second gate insulating film between floating gates and control gates, an ONO film which is a multi-layered film of a silicon oxide film (O) on a silicon nitride film (N) on a silicon oxide film (O).
- Each memory cell is formed in an element-forming region partitioned by an element isolation/insulation film. In general, a floating gate electrode film is divided in the direction of control gate line (word line) by making a slit on the element isolation/insulation film. In the step of making the slit, division of floating gates in the bite-line direction is not yet done. Then a control gate electrode film is stacked via an ONO film on all surfaces of the substrate including the top of the slit-processed floating gate electrode film, and by sequentially etching the control gate electrode film, ONO film, and floating gate electrode film, control gates and floating gates are then isolated in the bit-line direction. After that, source and drain diffusion layers are formed in self-align-ment with the control gates.
- It is therefore an object of the invention to provide a nonvolatile semiconductor memory device improved in reliability by preventing destruction of data caused by movements of electric charges between floating gates, and also relates to its manufacturing method.
- According to the first aspect of the invention, there is provided a nonvolatile semiconductor memory device comprising:
- a semiconductor substrate;
- a plurality of element-forming regions partitioned by element isolation/insulation films in said semiconductor substrate;
- floating gates formed in said element-forming regions via a first gate insulating film and separated for individual said element-forming regions;
- second gate insulating films formed on said floating gates, and divided and separated above said element isolation/insulation films;
- control gates formed on said floating gates via said second gate insulating films; and source and drain diffusion layers formed in self-alignment with said control gates.
- According to the second aspect of the invention, there is provided a nonvolatile semiconductor memory device comprising:
- a semiconductor substrate; a plurality of element-forming regions partitioned by element isolation/insulation films in said semiconductor substrate;
- floating gates formed in said element-forming regions via a first gate insulating film and separated for individual said element-forming regions;
- second gate insulating films formed on said floating gates to continuously extend over a plurality of element-forming regions along recesses made into surfaces of said element isolation/insulation films;
- control gates formed on said floating gates via said second gate insulating films; and source and drain diffusion layers formed in self-alignment with said control gates.
- According to the third aspect of the invention, there is provided a manufacturing method of a nonvolatile semiconductor memory device, comprising the steps of:
- making element isolation/insulation films that partition element-forming regions in a semiconductor substrate;
- stacking a first gate electrode material film and a second gate insulating film on said semiconductor substrate via a first gate insulating film;
- etching said second gate insulating film and the underlying first gate electrode material film to make slits that separate said first gate electrode material film above said element isolation/insulation films;
- forming an insulating film on side surfaces of said first gate electrode material film, and thereafter stacking a second gate electrode material film;
- sequentially etching said second gate electrode material film, said second gate insulating film and first gate electrode material film to pattern said first gate electrode film into floating gates and said second gate electrode material film into control gates;
- and making source and drain diffusion layers in self alignment with said control gates.
- According to the fourth aspect of the invention, there is provided a manufacturing method of a nonvolatile semiconductor memory device, comprising the steps of: making element isolation/insulation films that partition element-forming regions in a semiconductor substrate;
- stacking a first gate electrode material film on said semiconductor substrate via a first gate insulating film;
- etching said first gate electrode material film to make slits that separate said first gate electrode material film on said element isolation/insulation films;
- etching surfaces of said element isolation/insulation films exposed to said slits to make recesses;
- stacking a second gate electrode material film on said first gate electrode material film and said element isolation/insulation films via said first gate insulating film;
- sequentially etching said second gate electrode material film, said gate insulating film and said first gate electrode material film to pattern said first gate electrode material film into floating gates and said second gate electrode material film into control gates;
- and making source and drain diffusion layers in self-alignment with said control gates.
- According to the fifth aspect of the invention, there is provided a manufacturing method of a select gate. Semiconductor device, comprising the steps of: making element isolation/insulation films that partitions element-forming regions in a semiconductor substate; stacking a first gate electrode material film on said semiconductor Substrate via a first gate insulating film; second gate insulating films formed on said, First gate electrode film, and second gate formed on said, First gate via said second gate insulating film, and source and drain diffusion area formed in self-alignment with said select gate.
- According to the invention, by partially etching element insulation films in the select gate area, followed by first gate formed in said element-forming region and select gate region via a first gate insulating film, and followed by a CMP (Chemical Mechanical Polish) process, both non-volatile memory floating gate and select gate device is hereby formed simultaneously.
- second gate insulating films formed on said floating gates and control gate devices;
- control gates formed on said floating gates via said second gate insulating films; and
- source and drain diffusion layers formed in self-alignment with said control gates.
- Thereby, also when memory cells are miniaturized, the invention allows the process to be simple and reduce the defect density.
- The above objects and advantages of the present invention will become more apparent from the following detailed description of the preferred embodiments, and by reference to the attached drawings in which:
-
FIG. 1 is a plan view of the layout of a NAND nonvolatile memory device; -
FIGS. 2A and 2B are sectional views, respectively taken along lines III-III′ and IV-IV′ ofFIG. 1 , of a nonvolatile memory device and select device; -
FIGS. 3A through 5B are sectional views, taken along lines III-III′ (forFIGS. 3A, 4A , and 5A) and IV-IV′ (forFIGS. 3B, 4B , and 5B), for illustrating a method of manufacturing a nonvolatile memory device; -
FIG. 6 is a plan view of the layout of a nonvolatile memory device according to the present invention; -
FIG. 7 is sectional view, taken along line VI-VI′ ofFIG. 6 , of a select device according to the present invention; -
FIGS. 8A through 10B are sectional views, taken along lines VI-VI′ (forFIGS. 8A, 9A , and 10A) and VII-VII′ (forFIGS. 8B, 9B , and 10B), for illustrating a method of manufacturing a nonvolatile memory device according to the present invention; - Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention.
- The embodiments are described below by reference to NAND type nonvolatile memory devices.
-
FIGS. 2A and 2B are sectional views, respectively taken along lines III-III′ and IV-IV′ ofFIG. 1 , of a nonvolatile memory device and select device.FIG. 2A is a sectional view taken along line III-III′ ofFIG. 1 , andFIG. 2B is a sectional view taken along line IV-IV′. InFIGS. 2A and 2B ,reference numeral 101 denotes a P-type semiconductor substrate,reference numeral 107 denotes an N-well,reference numeral 201 denotes a P-well,reference numeral 301 denotes a field oxide film for dividing the semiconductor substrate into an active region and a non-active region,reference numeral 350 denotes a gate insulating film,reference numeral 370 denotes a source/drain region,reference numeral 401 denotes a floating gate,reference numeral 450 denotes an interdielectric layer,reference numeral 501 denotes a control gate,reference numeral 600 denotes a first insulating film. - Referring to the respective sectional views in
FIGS. 2A and 2B , on the P-type (or alternatively, N-type)semiconductor substrate 101, ion implantation is performed at various steps, and thefield oxide 301,gate insulation 350, floatinggate 401,interdielectric layer 450, andcontrol gate 501 are sequentially deposited. On each side of the gates, N-type (or alternatively, P-type) source/drain regions 370 are formed. The firstinsulating film 600 are formed on the source/drain regions 370, on the sidewalls of both the floatinggate 401 andcontrol gate 501, and on top of thecontrol gate 501. The firstinsulating film 600 acts as a dielectric layer for electrically isolating the source/drain 370, the floatinggate 401, and thecontrol gate 501 from the PA-plate 700. The firstinsulating film 600 has a predetermined permittivity and may consist of, for example, an oxide film, a nitride film, an oxynitride film, an oxide-nitride-oxide laminate (ONO) films or a combination of such films such as a nitride film and an oxide film. Of course, other suitable insulating materials may be used. -
FIGS. 3A through 5B are sectional views for illustrating the manufacturing method of a nonvolatile memory device according to a first embodiment of the present invention. Here,FIGS. 3A, 4A and 5A are sectional views taken along line III-III′ ofFIG. 1 , andFIGS. 3B, 4B and 5B are sectional views taken along line IV-IV′ ofFIG. 1 . -
FIGS. 3A and 3B show the step of forming afield oxide film 301 and agate oxide film 350 on a P-type portion 201 of asemiconductor substrate 101. Alternatively, the structures may be formed on an N-type portion of a semiconductor substrate without departing from the scope of this invention. - Referring to
FIGS. 3A and 3B , a second conductivity type well 107 is formed in a first conductivitytype semiconductor substrate 101, and a first conductivity type well 201 is formed in the second conductivity type well 107. Afield oxide film 301 is formed on a surface of the substrate where the first and second conductivity type wells are formed, for electrically isolating the active devices, and agate oxide film 350 is formed on the resultant structure. Of course, it may be possible to form thegate oxide film 350 before forming thefield oxide film 301, but this is generally not as practical. - For example, in
FIGS. 3A and 3B , N-type impurities are implanted into a predetermined region of a P-type semiconductor substrate 101 using photolithography and ion-implantation. Then, the ion-implanted region is diffused to a desired depth by heat treating at a high temperature, to thereby form the N-well 107. Then, the P-well 201 is formed using the same method on a predetermined region of the N-well 107. Next, theisolation film 301 is formed by a typical isolation method, for example, shallow trench isolation (STI), and a thin thermal oxide film is grown on the entire surface of the formed isolation film, to thereby form agate oxide film 350. -
FIGS. 4A and 4B show the steps of forming a floatinggate 401, aninterdielectric layer 450, and acontrol gate 501 according to the first embodiment. A floatinggate 401 is formed on thegate oxide film 350; aninterdielectric layer 450 having a predetermined thickness is formed onisolation film 301,gate oxide film 350, and floatinggate 401; andcontrol gate 501 is formed on theinterdielectric layer 450. - For example, in
FIGS. 4A and 4B , conductive material for forming a gate electrode, such as polysilicon doped with impurities, is deposited on thegate oxide film 350, and the polysilicon is patterned by chemical mechanical polish (CMP) for forming a floating gate, to thereby form the floatinggate 401. An insulation film is deposited on the floatinggate 401, such as a sequentially deposited oxide film, nitride film and oxide film (ONO film), to thereby form aninterdielectric layer 450. Theinterdielectric layer 450 insulates the floatinggate 401 from thecontrol gate 501, and acts as a dielectric layer over the floatinggate 401. - The select transistors operate as typical transistors rather than as floating gate storage devices. Therefore, in the areas where select transistors are to be formed part of, the
control gate 501 andinterdielectric 450 is patterned to create contact holes so that contact can be connected to 401 for the select transistor. -
FIG. 6 represents the plan view of the primary embodiment of this invention. -
FIG. 7A is a sectional view taken along line VI-VI′ ofFIG. 6 , where the select transistor is fabricated for the operation as typical transistors. Theconductor 401 must be continuous across transistors. In order to distinguish the select gate area, an additional mask RCS inFIG. 6 is applied for field oxide recess after isolation formation. -
FIGS. 8A through 10B are sectional views for illustrating the manufacturing method of a select gate area according to this invention. HereFIGS. 8A, 9A , 10A are sectional views taken along line VI-VI′ ofFIG. 6 , andFIGS. 8B, 9B , 10B are sectional views taken along ling VII-VII′ ofFIG. 6 . -
FIGS. 8A and 8B show the step of recessing afield oxide film 301 in the select gate area, while maintaining the filedoxide film 301 in the floating fate area. In the select gate area inFIG. 8A , the field oxide is recessed by and additional oxide etch, while the floating gate area is covered by photo resist during the oxide recess etch. This step is inserted after STI (field trench isolation) CMP process, and beforeSTI pad nitride 800 removal. Alternatively, the structures may be formed on an N-type portion of a semiconductor substrate without departing form the scope of this invention. -
FIGS. 9A and 9B show the step of depositing a floatinggate material 401 in the select gate and floating gate area. Due to the recess offield oxide film 301 in the select gate area, the floatinggate 401 in the select gate area is relatively flat, compared to the bumpy floatinggate material 401 in the floating gate area, which is taller on the top of field oxide. - In
FIGS. 10A and 10B , a chemical mechanical polish process is applied are both select gate area and floating gate area. InFIG. 10A , the poly silicon remains continuous in order to function as a traditional transistor due to the recess of field oxide process. InFIG. 10B , the poly silicon is divided into isolated floating gate by the tall field oxide (or STI) in the floating gate area. An insulation film is thereby deposited on the floatinggate 401 such as a sequentially deposited oxide film, nitride film and oxide film (ONO film), to thereby form aninterdielectric layer 450. Theinterdierectric layer 450 insulates the floating gate and select gate from thecontrol gate 501, and acts as a dielectric layer over the floating gate to control. The subsequent process will be thereafter identical to the prior art as mentioned in FIGS. 1 to 5, but not limited to.
Claims (11)
1. A non-volatile semiconductor device structure comprising:
a semiconductor substrate;
a plurality of element-forming regions partitioned by element isolation/insulation films in said semiconductor substrate;
floating gates formed in said element-forming regions via a first gate insulating film and separated for individual said element-forming regions;
Second gate insulating films formed on said floating gates, and divided and separated above said element isolation/insulation films;
Control gates formed on said floating gates via said second gate insulating films; and source and drain diffusion layers formed in self-alignment with said control gates.
2. The method according to claim 1 , wherein the floating gate is divided and separated by increasing the height of element insulation films (301), followed by first gate formed in said element-forming region via a first gate insulating film, and followed by a CMP (Chemical Mechanical Polish) process to divide and separate the floating gates.
3. The method according to claim 2 , wherein the division and separation of floating gates is processed by floating gate material etch back process.
4. The method according to claim 2 , wherein the height of element insulation films (301) is increased for the division and separation of floating gates during CMP or floating gate material etch back process.
5. The method according to claim 2 , wherein the height of element insulation films (301) is increased by increasing the thickness of STI pad nitride 800, or reducing the oxide loss after STI pad nitride removal
6. A semiconductor device structure for select gate comprising:
forming a first layer of polysilicon over a tunnel oxide layer, said tunnel oxide layer being situated on a substrate; the first layer of polysilicon is not patterned during the division and separation of floating gates;
fabricating an ONO stack and 2nd layer of polysilicon over said first layer of polysilicon; the 2nd layer of polysilicon can either be electrically connected to 1st layer of polisilicon or not.
7. The method according to claim 6 wherein said the 1st polysilicon in select gate area is protected during the process of division and separation of floating gates.
8. The method according to claim 7 , wherein the height of element insulation films (301) in the select gate area is intentionally reduced before the formation of a first gate insulating film.
9. The method according to claim 8 , wherein the reduction of the height of element insulation films (301) can be either by wet etch process or dry etch process
10. The method according to claim 2 and claim 7 , wherein the height of element insulation films in non-volatile semiconductor device area is protected during the reduction of the height of element insulation films (301) in the select gate area.
11. The method according to claim 10 , wherein the height of element insulation films in non-volatile semiconductor device area can be protected by photoresist, while the select gate area is exposed to the etch process
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/789,471 US20080079059A1 (en) | 1991-04-24 | 2007-04-20 | Method of manufacturing a nonvolatile semiconductor memory device and select gate device having a stacked gate structure |
US12/761,460 US7939423B2 (en) | 1991-04-24 | 2010-04-16 | Method for manufacturing nonvolatile semiconductor memory device structure |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/690,660 US5150178A (en) | 1990-04-24 | 1991-04-24 | Gate structure for a semiconductor memory device |
US09/732,723 US6720610B2 (en) | 1999-12-09 | 2000-12-11 | Nonvolatile semiconductor memory device and its manufacturing method |
US11/789,471 US20080079059A1 (en) | 1991-04-24 | 2007-04-20 | Method of manufacturing a nonvolatile semiconductor memory device and select gate device having a stacked gate structure |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/690,660 Division US5150178A (en) | 1990-04-24 | 1991-04-24 | Gate structure for a semiconductor memory device |
US09/732,723 Division US6720610B2 (en) | 1991-04-24 | 2000-12-11 | Nonvolatile semiconductor memory device and its manufacturing method |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/761,460 Division US7939423B2 (en) | 1991-04-24 | 2010-04-16 | Method for manufacturing nonvolatile semiconductor memory device structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080079059A1 true US20080079059A1 (en) | 2008-04-03 |
Family
ID=39260284
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/789,471 Abandoned US20080079059A1 (en) | 1991-04-24 | 2007-04-20 | Method of manufacturing a nonvolatile semiconductor memory device and select gate device having a stacked gate structure |
US12/761,460 Expired - Fee Related US7939423B2 (en) | 1991-04-24 | 2010-04-16 | Method for manufacturing nonvolatile semiconductor memory device structure |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/761,460 Expired - Fee Related US7939423B2 (en) | 1991-04-24 | 2010-04-16 | Method for manufacturing nonvolatile semiconductor memory device structure |
Country Status (1)
Country | Link |
---|---|
US (2) | US20080079059A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070161191A1 (en) * | 2001-08-08 | 2007-07-12 | Yuan Jack H | Scalable Self-Aligned Dual Floating Gate Memory Cell Array And Methods Of Forming The Array |
US7745285B2 (en) | 2007-03-30 | 2010-06-29 | Sandisk Corporation | Methods of forming and operating NAND memory with side-tunneling |
USRE43417E1 (en) | 2002-06-19 | 2012-05-29 | SanDisk Technologies, Inc | Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND |
US8320191B2 (en) | 2007-08-30 | 2012-11-27 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101895528B1 (en) | 2012-01-05 | 2018-09-05 | 삼성전자주식회사 | Semiconductor memory device and method of manufacturing the same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5150178A (en) * | 1990-04-24 | 1992-09-22 | Kabushiki Kaisha Toshiba | Gate structure for a semiconductor memory device |
US6720610B2 (en) * | 1999-12-09 | 2004-04-13 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and its manufacturing method |
US6767791B1 (en) * | 2003-02-10 | 2004-07-27 | Advanced Micro Devices, Inc. | Structure and method for suppressing oxide encroachment in a floating gate memory cell |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6342715B1 (en) * | 1997-06-27 | 2002-01-29 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
JP4237344B2 (en) * | 1998-09-29 | 2009-03-11 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US6518618B1 (en) * | 1999-12-03 | 2003-02-11 | Intel Corporation | Integrated memory cell and method of fabrication |
US7148104B2 (en) * | 2004-03-10 | 2006-12-12 | Promos Technologies Inc. | Fabrication of conductive lines interconnecting first conductive gates in nonvolatile memories having second conductive gates provided by conductive gate lines, wherein the adjacent conductive gate lines for the adjacent columns are spaced from each other, and non-volatile memory structures |
-
2007
- 2007-04-20 US US11/789,471 patent/US20080079059A1/en not_active Abandoned
-
2010
- 2010-04-16 US US12/761,460 patent/US7939423B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5150178A (en) * | 1990-04-24 | 1992-09-22 | Kabushiki Kaisha Toshiba | Gate structure for a semiconductor memory device |
US6720610B2 (en) * | 1999-12-09 | 2004-04-13 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and its manufacturing method |
US6767791B1 (en) * | 2003-02-10 | 2004-07-27 | Advanced Micro Devices, Inc. | Structure and method for suppressing oxide encroachment in a floating gate memory cell |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070161191A1 (en) * | 2001-08-08 | 2007-07-12 | Yuan Jack H | Scalable Self-Aligned Dual Floating Gate Memory Cell Array And Methods Of Forming The Array |
US7858472B2 (en) | 2001-08-08 | 2010-12-28 | Sandisk Corporation | Scalable self-aligned dual floating gate memory cell array and methods of forming the array |
USRE43417E1 (en) | 2002-06-19 | 2012-05-29 | SanDisk Technologies, Inc | Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND |
US7745285B2 (en) | 2007-03-30 | 2010-06-29 | Sandisk Corporation | Methods of forming and operating NAND memory with side-tunneling |
US20100226182A1 (en) * | 2007-03-30 | 2010-09-09 | Nima Mokhlesi | Methods of forming and operating nand memory with side-tunneling |
US8248859B2 (en) | 2007-03-30 | 2012-08-21 | Sandisk Corporation | Methods of forming and operating NAND memory with side-tunneling |
US8320191B2 (en) | 2007-08-30 | 2012-11-27 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
US9030877B2 (en) | 2007-08-30 | 2015-05-12 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
Also Published As
Publication number | Publication date |
---|---|
US7939423B2 (en) | 2011-05-10 |
US20100197108A1 (en) | 2010-08-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6987047B2 (en) | Method of manufacturing a nonvolatile semiconductor memory device having a stacked gate structure | |
US6515329B2 (en) | Flash memory device and method of making same | |
US7301196B2 (en) | Nonvolatile memories and methods of fabrication | |
US6172395B1 (en) | Method of manufacture of self-aligned floating gate, flash memory cell and device manufactured thereby | |
JP3072565B2 (en) | Method of manufacturing a contactless floating gate memory array | |
US6570215B2 (en) | Nonvolatile memories with floating gate spacers, and methods of fabrication | |
US7439602B2 (en) | Semiconductor device and its manufacturing method | |
US7416935B2 (en) | Method of manufacturing nonvolatile semiconductor memory device having adjacent selection transistors connected together | |
US6211012B1 (en) | Method of fabricating an ETOX flash memory | |
US7626224B2 (en) | Semiconductor device with split gate memory cell and fabrication method thereof | |
US7939423B2 (en) | Method for manufacturing nonvolatile semiconductor memory device structure | |
JP3075192B2 (en) | Method for manufacturing semiconductor device | |
KR100275746B1 (en) | Nonvolatile memory device fabrication method for protecting stacked gate side wall and active region | |
US6962852B2 (en) | Nonvolatile memories and methods of fabrication | |
US6495853B1 (en) | Self-aligned gate semiconductor | |
US7651912B2 (en) | Semiconductor device and method of fabricating the same | |
US6159803A (en) | Method of fabricating flash memory | |
JP2004356428A (en) | Nonvolatile semiconductor memory device and method for manufacturing the same | |
KR0147653B1 (en) | Fabrication of non-volatile memory cell having ono dielectric film | |
JP2008103542A (en) | Nonvolatile semiconductor storage device and manufacturing method thereof | |
JPH11150251A (en) | Semiconductor storage and its manufacturing method | |
JPH04350972A (en) | Semiconductor device and its manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |