US20080162790A1 - Nand flash memory having c/a pin and flash memory system including the same - Google Patents
Nand flash memory having c/a pin and flash memory system including the same Download PDFInfo
- Publication number
- US20080162790A1 US20080162790A1 US11/757,121 US75712107A US2008162790A1 US 20080162790 A1 US20080162790 A1 US 20080162790A1 US 75712107 A US75712107 A US 75712107A US 2008162790 A1 US2008162790 A1 US 2008162790A1
- Authority
- US
- United States
- Prior art keywords
- flash memory
- nand flash
- command
- data
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1042—Read-write modes for single port memories, i.e. having either a random port or a serial port using interleaving techniques, i.e. read-write of one part of the memory while preparing another part
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1063—Control signal output circuits, e.g. status or busy flags, feedback command signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/109—Control signal input circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0607—Interleaved addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0615—Address space extension
- G06F12/0623—Address space extension for memory modules
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7203—Temporary buffering, e.g. using volatile buffer or dedicated buffer blocks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7208—Multiple device management, e.g. distributing data over multiple flash devices
Definitions
- the present disclosure relates to a memory device, and more particularly, to a NAND flash memory having a command/address (C/A) pin and a flash memory system including the same.
- C/A command/address
- Semiconductor memory devices are storage devices for storing data. Semiconductor memory devices can be classified as a random access memory (RAM) and a read only memory (ROM).
- RAM random access memory
- ROM read only memory
- a RAM is a volatile memory device that requires power to maintain stored data.
- a ROM is a nonvolatile memory device that can maintain stored data even when not powered.
- RAMs include a dynamic RAM (DRAM) and a static RAM (SRAM).
- ROMs include a programmable ROM (PROM), an erasable programmable ROM (EPROM), an electrically erasable programmable ROM (EEPROM), and a flash memory.
- flash memories include a NOR flash memory and a NAND flash memory. NAND flash memories are widely used for mobile communication terminals, portable media players, digital cameras, and mobile storage media.
- FIG. 1 illustrates a conventional NAND flash memory 100
- FIG. 2 is a table providing descriptions of pins of the NAND flash memory 100
- the NAND flash memory 100 includes control pins such as RnB, ALE, CLE, nWE, and nCE pins that are formed on a first surface 110 of the NAND flash memory 100
- the NAND flash memory 100 further includes data pins such as DQ 0 through DQ 7 pins formed on a second surface 120 .
- the pin structure of the NAND flash memory 100 shown in FIG. 1 is a structure for a thin small outline package (TSOP).
- TSOP thin small outline package
- the control pins are formed on one surface of the NAND flash memory 100 , board structure for the NAND flash memory 100 is complicated.
- PCB printed circuit board
- FIG. 3 is a block diagram illustrating a flash memory system 200 having a multi-bank architecture using the NAND flash memory 100 of FIG. 1 .
- the flash memory system 200 may include a flash controller 250 , first bank 210 , second bank 220 , third bank 230 , and fourth bank 240 .
- Each of the banks 210 , 220 , 230 , and 240 includes four NAND flash memories.
- the first bank 210 includes four NAND flash memories 211 , 212 , 213 , and 214 .
- the second bank 220 includes four NAND flash memories 221 , 222 , 223 , and 224 .
- the third bank 230 includes four NAND flash memories 231 , 232 , 233 , and 234 .
- the fourth bank 240 includes four NAND flash memories 241 , 242 , 243 , and 244 .
- the flash controller 250 is connected to the banks 210 , 220 , 230 , and 240 through four channels 1 through 4 .
- each of the channels 1 through 4 connects corresponding NAND flash memories of the banks 210 , 220 , 230 , and 240 .
- channel 1 connects NAND flash memories 211 , 221 , 231 , and 241 of the banks 210 , 220 , 230 , and 240 , respectively.
- channel 2 connects NAND flash memories 212 , 222 , 232 , and 242 .
- Channel 3 connects NAND flash memories 213 , 223 , 233 , and 243
- Channel 4 connects NAND flash memories 214 , 224 , 234 , and 244 .
- the controller 250 performs a bank interleaving operation using chip enable signals nCE 0 -nCEX (where X is a positive integer). In so doing, the controller 250 receives as many enable signals and read and busy signals RnB 0 -RnBX as there are NAND flash memories.
- bank interleaving is a data reading or writing operation performed between banks of a memory system in which two or more banks share a common channel. For example, in a bank interleaving operation, the flash controller 250 reads data from and/or writes data to the NAND flash memories 211 , 221 , 231 , and 241 connected to channel 1 while moving between the NAND flash memories 211 , 221 , 231 , and 241 .
- a conventional NAND flash memory receives address and command signals through a data input/output (DQ) pin. Therefore, when address and command signals are input to the NAND flash memory, data cannot be input to or output from the NAND flash memory. This results in a data delay time. Data input/output is especially delayed when a bank interleaving operation is performed.
- DQ data input/output
- Exemplary embodiments of the present invention provide a NAND flash memory having fast data input/output.
- Exemplary embodiments of the present invention provide a flash memory system that performs a bank interleaving operation while minimizing delay time.
- Exemplary mbodiments of the present invention provide NAND flash memories including a memory cell array used for storing data, a command/address pin through which a command and an address are received for inputting data to or outputting data from the memory cell array, and a data input/output pin through which data are input to or output from the memory cell array.
- the NAND flash memory further includes a status register receiving a status read command through the command/address pin and providing an operational status of the NAND flash memory to a flash controller.
- the flash controller sends the status read command to the NAND flash memory when the NAND flash memory operates, before the NAND flash memory operates, or after the NAND flash memory operates.
- the status register sends a status signal SQ to the flash controller to inform the flash controller whether the NAND flash memory is internally operational.
- the flash controller controls the internal operation of the NAND flash memory in response to the status signal SQ.
- the data is input/output through the data input/output pin depending upon the toggling of a data strobe signal DOS.
- the data is input/output through the data input/output pin by a DDR (double data rate) transmission method.
- the NAND flash memory further includes a command/address buffer receiving the command and address transmitted through command/address pin.
- the NAND flash memory further includes a control unit controlling the reception of the command and address. The control unit receives a chip enable signal nCE and a load signal nLOAD from a flash controller and controls the reception of the command and address
- flash memory systems including a flash controller and a flash memory module formed of a plurality of NAND flash memories.
- Each of the NAND flash memories includes a memory cell array used for storing data, a command/address pin through which a command and an address are received from the flash controller for inputting/outputting data to/from the memory cell array and a data input/output pin through which data are input to and output from the memory cell array.
- each of the NAND flash memories further includes a status register receiving a status read command through the command/address pin and providing an operational status of the NAND flash memory to the flash controller.
- the flash controller sends the status read command to the NAND flash memory when the NAND flash memory operates, before the NAND flash memory operates or after the NAND flash memory operates.
- the status register sends a status signal SQ to the flash controller to inform the flash controller whether the NAND flash memory is internally operational.
- the flash controller controls the internal operation of the NAND flash memory in response to the status signal SQ.
- the data input/output through the data input/output pin is performed according to a toggling of a data strobe signal DQS.
- Each of the NAND flash memories further includes a command/address buffer receiving the command and address transmitted through command/address pin.
- Each of the NAND flash memories further includes a control unit controlling the reception of the command and address. The control unit receives a chip enable signal nCE and a load signal nLOAD from the flash controller and controls the reception of the command and address.
- FIG. 1 illustrates a conventional NAND flash memory
- FIG. 2 is a table illustrating pins of the NAND flash memory of FIG. 1 ;
- FIG. 3 is a block diagram illustrating a flash memory system with a multi-bank architecture using the NAND flash memory of FIG. 1 ;
- FIG. 4 illustrates an NBX NAND flash memory according to an exemplary embodiment of the present invention
- FIG. 5 is a table providing descriptions of pins of the NBX NAND flash memory of FIG. 4 , according to an exemplary embodiment of the present invention
- FIG. 6 is a block diagram of an NBX NAND flash memory system illustrating the NBX NAND flash memory of FIG. 4 , according to an exemplary embodiment of the present invention
- FIG. 7 is a timing diagram showing how data are erased from the NBX NAND flash memory of FIG. 6 , according to an exemplary embodiment of the present invention.
- FIG. 8 is a timing diagram for explaining how data are written into the NBX NAND flash memory of FIG. 6 , according to an exemplary embodiment of the present invention.
- FIG. 9 is a timing diagram for explaining how data are read from the NBX NAND flash memory of FIG. 6 , according to an exemplary embodiment of the present invention.
- FIG. 10 is a diagram illustrating an NBX NAND flash memory system according to an exemplary embodiment of the present invention.
- FIG. 11 is a block diagram illustrating an NBX flash module of the NBX NAND flash memory system of FIG. 10 , according to an exemplary embodiment of the present invention
- FIG. 12 is a block diagram illustrating an internal structure of the NBX flash module of FIG. 11 , according to an exemplary embodiment of the present invention.
- FIGS. 13 through 15 are timing diagrams illustrating a bank interleaving operation of the NBX flash memory system of FIG. 10 , according to an exemplary embodiment of the present invention
- FIG. 16 illustrates a thin small outline package (TSOP) of an NBX NAND flash memory according to an exemplary embodiment of the present invention
- FIG. 17 is a table illustrating pins of the TSOP of FIG. 16 , according to an exemplary embodiment of the present invention.
- FIG. 4 illustrates a NAND flash memory 300 according to an exemplary embodiment of the present invention
- FIG. 5 is a table illustrating pins of the NBX NAND flash memory 300 according to an exemplary embodiment of the present invention
- the NAND flash memory 300 includes additional command/address pins C/A 0 to C/A 3 .
- the NAND flash memory 300 further includes a data strobe pin DQS in addition to data input/output pins DQ 0 to DQ 7 for input/output data synchronization. Input signals of the NAND flash memory 300 are synchronized with a clock (CLK) signal.
- CLK clock
- the command/address pins C/A 0 to C/A 3 are used for inputting command and address signals. Although four command/address pins C/A 0 to C/A 3 are shown in FIG. 5 , the number of command/address pins C/A 0 to C/A 3 can be increased.
- the nLOAD pin is used for loading a command or address signal to the NAND flash memory 300 .
- the nCE pin is a chip enable pin.
- the CLK pin is a clock pin.
- the Vcc pin is a power voltage pin, and the Vss pin is a ground voltage pin.
- the SQ pin indicates which operation is being performed or is completed in the NBX NAND flash memory 300 .
- a high SQ signal indicates that an operation is completed in the NBX NAND flash memory 300 and the NBX NAND flash memory 300 is ready for the next operation.
- a low SQ signal indicates that an operation is being performed in die NBX NAND flash memory 300 .
- the SQ signal is output in synchronization with a CLK signal.
- the DQS pin is a data strobe pin used for data input/output
- the DQ 0 to DQ 7 pins are data input/output pins.
- FIG. 6 is a block diagram of an example of the NBX NAND flash memory of FIG. 4 , according to an exemplary embodiment of the present invention.
- the NBX NAND flash memory 420 is electrically connected to a flash controller 410 .
- the NBX NAND flash memory 420 receives address and command signals from the flash controller 410 through a C/A pin and receives data from and sends data to the flash controller 410 through a data input/output pin.
- the NBX NAND flash memory 420 includes a memory cell array 421 , a command address buffer 422 , a page buffer 423 , a data input/output circuit 424 , a control unit 425 , and an SQ register 426 .
- the memory cell array 421 includes a plurality of memory blocks (not shown). Each of the memory blocks includes a plurality of pages (not shown). Each of the pages includes a plurality of memory cells that share a word line. The size of each page may be 512 bytes, 2 KB, or 4 KB, The size of page varies according to the type of the flash memory. In the NBX NAND flash memory 420 , data are erased in units of a block, and data are read and written in units of a page.
- the command address buffer 422 is connected to the memory cell array 421 through a word line WL.
- the command address buffer 422 receives a command or address signal from the flash controller 410 .
- the control unit 425 receives control signals nCE and nLOAD and controls the command address buffer 422 .
- the command signal is input to the NBX NAND flash memory 420 when the control signals nCE and nLOAD are low.
- Table 1 shows examples of command and control signals used in the NBX NAND flash memory system 400 .
- nCKE denotes a clock enable signal.
- Read is a command for starting a read operation.
- Read Enable is a command for reading data.
- Write is a command for starting a write operation.
- Write Enable or Program Enable is a command for writing data into the memory cell array 421 .
- Status Read is a command for checking the operation status of the NBX NAND flash memory 420 .
- Reset is a command for initializing the NBX NAND flash memory 420 .
- a read command is input to the NBX NAND flash memory 420 in one clock cycle when nCE and nLOAD signals are low.
- an address is input to the NBX NAND flash memory 420 .
- Other commands are input to the NBX NAND flash memory 420 in the same manner.
- the NBX NAND flash memory 420 includes the SQ register 426 .
- the SQ register 426 stores the status of the NBX NAND flash memory 420 .
- the SQ register 426 sends a status signal SQ to the flash controller 410 under the control of the control unit 425 .
- the status signal SQ is sent to the flash controller 410 to inform the flash controller 410 of the status of the NBX NAND flash memory 420 .
- the status signal SQ is high, and when the NBX NAND flash memory 420 performs an operation, the status signal SQ is low.
- the status signal is generated in synchronization with a CLK signal. Referring to Table 1, after a status read command is input and one cycle passes, a state signal SQ is output.
- the flash controller 410 can provide the status signal SQ to the flash memory at anytime.
- An address is input from the first clock cycle after a command is input.
- the bit size of the address is determined by an nLOAD signal. Erase, write, and read operations of the NBX NAND flash memory 420 of FIG. 6 will now be described with reference to FIGS. 7 through 9 .
- FIG. 7 is a timing diagram illustrating how data are erased from the NBX NAND flash memory 420 of FIG. 6 , according to an exemplary embodiment of the present invention. Referring to FIG. 7 , when an nCE signal and an nLOAD signal are low, a command or an address is input through a C/A pin.
- S denotes a status read command
- E denotes an erase command
- A denotes an address
- EE denotes an erase enable command.
- the status read command S can be input regardless of whether an erase operation is performed.
- the NBX NAND flash memory 420 generates a status signal SQ after one clock cycle.
- the NBX NAND flash memory 420 starts a read operation in response to an erase command.
- an erase command is input, an address A is input through the C/A pin. After the address is completely input, an erase enable command EE is input.
- the NBX NAND flash memory 420 erases data from a memory block corresponding to the address A in response to the erase enable command EE.
- the NBX NAND flash memory 420 During the erase operation, the NBX NAND flash memory 420 generates a status signal SQ in response to a status read command S to indicate its status (erase status). After the erase operation, the NBX NAND flash memory 420 generates a status signal SQ in response to a status read command S to indicate its status (end of erase operation).
- FIG. 8 is a timing diagram for explaining how data are written into the NBX NAND flash memory 420 of FIG. 6 , according to an exemplary embodiment of the present invention. Referring to 8 , when an nCE signal and an nLOAD signal are low, a command or an address is input through a C/A pin.
- W denotes a write command
- A denotes an address
- WE denotes a write enable command.
- a status read command S can be input regardless of whether a write operation is performed.
- the NBX NAND flash memory 420 generates a status signal SQ after one clock cycle.
- the NBX NAND flash memory 420 starts a write operation in response to a write command W. After a write command W and an address A are input, a write enable command WE is input. After that, the NBX NAND flash memory 420 receives data through a data input/output (DQ) pin according to the toggling of a data strobe (DQS) signal. Data are input to or output from the NBX NAND flash memory 420 in synchronization with the DQS signal. Referring to FIG. 8 , data are transferred twice per one period of the DQS signal by a double data rate (DDR) transmission method.
- DDR double data rate
- the NBX NAND flash memory 420 After the data are received, the NBX NAND flash memory 420 performs programming on a page corresponding to the address A using the received data. During the write operation, the NBX NAND flash memory 420 generates a status signal SQ in response to a status read command S to indicate its status (write status). After the write operation, the NBX NAND flash memory 420 generates a status signal SQ in response to a status read command S to indicate its status (end of write operation).
- FIG. 9 is a timing diagram for explaining how data are read from the NBX NAND flash memory 420 of FIG. 6 , according to an exemplary embodiment of the present invention.
- R denotes a read command
- A denotes an address
- RE denotes a read enable command.
- a status read command S can be input regardless of whether a read operation is performed.
- the NBX NAND flash memory 420 generates a status signal SQ after one clock cycle.
- the NBX NAND flash memory 420 starts a read operation in response to a read command R. After a read command R and an address A are input, the 420 reads data from a page corresponding to the address A and stores the data in the page buffer 423 (refer to FIG. 6 ). The NBX NAND flash memory 420 outputs a status signal SQ in response to a status read command S indicating that the NBX NAND flash memory 420 is ready for data transmission.
- the NBX NAND flash memory 420 outputs the data stored in the page buffer 423 in response to a read enable command RE.
- the NBX NAND flash memory 420 outputs the data through a DQ pin according to the toggling of a DQS signal.
- Data are output from the NBX NAND flash memory 420 in synchronous with the DQS signal. Referring to FIG. 9 , data are read from the NBX NAND flash memory 420 at double data rate (DDR).
- DDR double data rate
- the NBX NAND flash memory of the present invention includes separate C/A and DQ pins. Furthermore, the NBX NAND flash memory includes the SQ register to generate a status signal SQ whenever the flash controller sends a status read command S. Since the CA pin and the DQ pin are separate, read and write speeds can be increased. Furthermore, command and address buses can have a width different from that of a data bus.
- FIG. 10 is a diagram illustrating an NBX NAND flash memory system 500 according to an exemplary embodiment of the present invention.
- the NBX NAND flash memory system 500 includes a flash controller 550 and a plurality of NBX flash modules 510 , 520 , 530 , and 540 .
- four NBX flash modules are illustrated.
- the NBX flash modules 510 , 520 , 530 , and 540 are connected to flash sockets 501 , 502 , 503 , and 504 , respectively, and the flash sockets 501 , 502 , 503 , and 504 are connected to the flash controller 550 through a data bus (DQ bus).
- the NBX flash modules 510 , 520 , 530 , and 540 receive a bank selection (nBS) signal from the flash controller 550 .
- data (DQ) and control (CTRL) signals are transmitted between the flash controller 550 and the NBX flash modules 510 , 520 , 530 , and 540 .
- Each of the NBX flash modules 510 , 520 , 530 , and 540 includes a plurality of NBX NAND flash memories.
- each of the NBX flash modules 510 , 520 , 530 , and 540 includes sixteen NBX NAND flash memories 511 .
- the flash controller 550 controls write, read, and erase operations of the NBX NAND flash memories of the NBX flash modules 510 , 520 , 530 , and 540 . Furthermore, the flash controller 550 performs bank interleaving between banks using the nBS signal.
- the flash controller 550 can transmit a register value that can be commonly used for all the NBX flash modules 510 , 520 , 530 , and 540 .
- This function of the flash controller 550 is referred to as a broadcasting function.
- the flash controller 550 After simultaneously enabling nBS signals for all banks, the flash controller 550 provides a register configuration command (refer to Table 1). The register configuration command is simultaneously provided to each of the NBX NAND flash memories through a C/A pin. Then, the flash controller 550 writes a register value to an SQ register using the C/A pin.
- FIG. 11 is a block diagram illustrating an NBX flash module of the NBX NAND flash memory system 500 of FIG. 10 , according to an exemplary embodiment of the present invention.
- reference numeral 510 a denotes a front surface of the NBX flash module 510 of the NBX NAND flash memory system 500
- reference numeral 510 b denotes a back surface of the NBX flash module 510 .
- восем ⁇ NBX NAND flash memories 511 a are formed in the front surface 510 a of the NBX flash module 510 , and eight NBX NAND flash memories 511 b are formed on the back; surface 510 b of the NBX flash module 510 .
- the eight NBX NAND flash memories 511 a form one bank, and the eight NBX NAND flash memories 511 b form another bank.
- one NBX flash module includes two banks.
- each of the NBX NAND flash memories 511 a and 511 b has an 8-bit bus width
- one bank has a 64-bit bus width.
- An electrically erasable programmable read only memory (EEPROM) 512 for status presence detection (SPD), a clock buffer 513 , a buffer 514 for C/A and control signals, and an interface 516 a are formed on the front surface 510 a of the NBX flash module 510 .
- the EEPROM 512 is used to store data (SPD data) necessary for the flash controller 550 (refer to FIG. 10 ) to access the NBX flash module 510 .
- the clock buffer 513 is used for distributing a clock signal to the NBX NAND flash memories 511 a and 511 b.
- the buffer 514 is used for distributing command, address, and control signals to the NBX NAND flash memories 511 a and 511 b.
- Fast enable transfer (PET) switches 515 and an interface 516 b are formed on the back surface 510 b of the NBX flash module 510 .
- the FET switches 515 are used to reduce loads on data buses, thereby enabling high-speed data transmission. Since a DDR transmission method is used for the NBX NAND flash memories 511 a and 511 b, the FET switches 515 are used to facilitate the use of the DDR transmission method.
- Each of the FET switches 515 can latch 10 bits: 8 bits for data (DQ), 1 bit for a DQS signal, and 1 bit for a SQ signal.
- FIG. 12 is a block diagram illustrating an internal structure of the NBX flash module 510 of FIG. 11 , according to an exemplary embodiment of the present invention.
- the NBX flash module 510 includes the NBX NAND flash memories 511 a and 511 b (first and second banks), the EEPROM 512 for SPD, the clock buffer 513 , the buffer 514 for C/A and control signals, the FET switches 515 , and the interface 516 .
- the interface 516 receives a command, an address, data, first and second bank selection signals nBS 1 and nBS 2 , and an nLOAD signal from the flash controller 550 (refer to FIG. 10 ).
- the nBS 1 signal is used for selecting the first bank 511 a
- the nBS 2 signal is used for selecting the second bank 511 b.
- the nBS 1 signal is provided as a chip enable signal nCE for the NBX NAND flash memories of the first bank 511 a.
- the nBS 2 signal is provided as a chip nCE signal for the NBX NAND flash memories of the second bank 511 b.
- the buffer 514 for C/A and control signals is used to temporarily store a command, an address, and an nLOAD signal and sends them to a selected bank.
- the clock buffer 513 receives a clock signal nCLK and generates first and second clock signals CLK 1 and CLK 2 .
- the first clock signal CLK 1 is provided to the first bank 511 a
- the second clock signal CLK 2 is provided to the second bank 511 b.
- the clock buffer 513 provides a clock signal for the buffer 514 for C/A and control signals.
- the buffer 514 is operated in synchronization with a clock signal.
- the EEPROM 512 for SPD stores SPD information necessary for the flash controller to access the NBX flash module 510
- the EEPROM 512 for SPD stores information about internal delay time necessary for writing data to or reading data from the NBX NAND flash memories of the first and second banks 511 a and 511 b.
- the flash controller 550 reads the internal delay time information from the EEPROM 512 and outputs signals and data according to the read information for read or write operation.
- NBX NAND flash memories included in a given bank have the same page size. Information about this page size is stored in the EEPROM 512 .
- the page size of a NBX NAND flash memory may vary from one bank to another bank and/or from one NBX flash module to another NBX flash module.
- the EEPROM 512 for SPD stores this page information.
- the flash controller 550 reads the page information from the EEPROM 512 and operates according to the read page information.
- Banks included in one NBX flash module can have different storage capacities.
- NBX NAND flash memories included in one bank can have different storage capacities.
- the EEPROM 512 for SPD stores information about the bank capacities of banks.
- the flash controller 550 reads the bank capacity information from the EEPROM 512 and operates according to the read bank capacity information. That is, the flash controller 550 reads SPD information from the EEPROM 512 and sets itself using the SPD information.
- FIGS. 13 through 15 are timing diagrams for explaining a bank interleaving operation of the NBX NAND flash memory system 500 of FIG. 10 , according to an exemplary embodiment of the present invention.
- Bank interleaving is a read, write, or erase operation that is performed alternately on banks.
- FIG. 13 illustrates an interleaving operation between banks for reading data from the banks.
- FIG. 14 illustrates an interleaving operation between banks for writing data to the banks.
- FIG. 15 illustrates an interleaving operation between banks for erasing, writing, and reading.
- a first bank is enabled by a first bank selection signal nBS 1 .
- selection signal nBS 1 is at a low level, data are read from the first bank. Reading data from the first bank starts in response to a read command R. After the read command R and an address A is input, data are read from a selected page and transmitted to a page buffer.
- an NBX NAND flash memory outputs a status signal SQ in response to a status read command S to indicate that it is ready to output data.
- the NBX NAND flash memory outputs the data stored in the page buffer in response to a read enable command RE.
- the NBX NAND flash memory outputs the data through a data input/output pin DQ according to the toggling of a data strobe signal DQS.
- a first bank selection signal nBS 1 when a first bank selection signal nBS 1 is at a low level, data are written into a first bank. Writing data into the first bank starts in response to a write command W. After the write command W and an address A are input, a write enable command WE is input.
- An NBX NAND flash memory receives data through a data input/output pin DQ according to the toggling of a data strobe signal DQS. The received data are stored in a page buffer.
- the NBX NAND flash memory After data are stored in the page buffer, the NBX NAND flash memory performs internal programming on a page of the address A using the stored data.
- the NBX NAND flash memory outputs a status signal SQ in response to a status read command S to indicate the end of the write operation.
- second and third bank selection signals are changed to a low level during the write operation for the first bank, data are written into second and third banks.
- the write operations for the second and third banks are performed in the same manner as that for the first bank.
- an erase operation is performed on a first bank, a write operation is performed on a second bank, and a read operation is performed on a third bank.
- the write operation for the second bank is performed.
- the read operation for the third bank is performed.
- a conventional NAND flash memory uses a data input/output pin DQ for receiving command and address signals as well as data, a data stream in a data bus or channel is often interrupted. Furthermore, a conventional NAND flash memory module has a long data delay time during an bank interleaving operation. However, as illustrated in FIGS. 13 through 15 , the NBX flash module of exemplary embodiments of the present invention can perform an interleaving operation for data input/output without a data delay time, so that data can be read from and written to the NBX flash module at a high speed.
- FIG. 16 illustrates a thin small outline package (TSOF) of an NBX NAND flash memory according to an exemplary embodiment of the present invention
- FIG. 17 is a table providing descriptions of pins of the TSOP of FIG. 16 , according to an exemplary embodiment of the present invention.
- the NBX NAND flash memory has 48 pins. The 1st to 24th pins are formed on the left side, and the 25th to 48th pins are formed on the right side.
- all control functions are assigned to the left-side pins.
- the number of pins can be decreased, and the NBX NAND flash memory can be designed to have all controls pins on one side. Therefore, the NBX NAND flash memory can have a simple structure.
- the C/A pin is separated from the data input/output pin. Therefore, data input/output speed can be improved. Furthermore, the NAND flash memory can perform a bank interleaving operation with less delay time.
Abstract
A NAND flash memory in which a command/address pin is separated from a data input/output pin. The NAND flash memory includes a memory cell array used for storing data, a command/address pin through which a command and an address are received for transmitting data in the memory cell array, and a data input/output pin through which data are transmitted in the memory cell array. The command/address pin is separated from the data input/output pin in the NAND flash memory. Data input/output speed is increased. Furthermore, the NAND flash memory can perform a bank interleaving operation with a minimal delay time.
Description
- This application claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2006-0137629, filed on Dec. 29, 2006, the entire contents of which are hereby incorporated by reference.
- 1. Technical Field
- The present disclosure relates to a memory device, and more particularly, to a NAND flash memory having a command/address (C/A) pin and a flash memory system including the same.
- 2. Discussion of the Related Art
- Semiconductor memory devices are storage devices for storing data. Semiconductor memory devices can be classified as a random access memory (RAM) and a read only memory (ROM). A RAM is a volatile memory device that requires power to maintain stored data. A ROM is a nonvolatile memory device that can maintain stored data even when not powered.
- Examples of RAMs include a dynamic RAM (DRAM) and a static RAM (SRAM). Examples of ROMs include a programmable ROM (PROM), an erasable programmable ROM (EPROM), an electrically erasable programmable ROM (EEPROM), and a flash memory. Examples of flash memories include a NOR flash memory and a NAND flash memory. NAND flash memories are widely used for mobile communication terminals, portable media players, digital cameras, and mobile storage media.
-
FIG. 1 illustrates a conventionalNAND flash memory 100, andFIG. 2 is a table providing descriptions of pins of theNAND flash memory 100. Referring toFIG. 1 , theNAND flash memory 100 includes control pins such as RnB, ALE, CLE, nWE, and nCE pins that are formed on afirst surface 110 of theNAND flash memory 100. TheNAND flash memory 100 further includes data pins such as DQ0 through DQ7 pins formed on asecond surface 120. - The pin structure of the
NAND flash memory 100 shown inFIG. 1 is a structure for a thin small outline package (TSOP). However, since the control pins are formed on one surface of theNAND flash memory 100, board structure for theNAND flash memory 100 is complicated. Furthermore, when a memory module is formed using a plurality of NAND flash memories having the pin structure illustrated inFIG. 1 , the structure of a printed circuit board (PCB) for the memory module is complicated. -
FIG. 3 is a block diagram illustrating aflash memory system 200 having a multi-bank architecture using theNAND flash memory 100 ofFIG. 1 . Referring toFIG. 3 , theflash memory system 200 may include aflash controller 250,first bank 210,second bank 220,third bank 230, andfourth bank 240. - Each of the
banks first bank 210 includes fourNAND flash memories second bank 220 includes fourNAND flash memories third bank 230 includes fourNAND flash memories fourth bank 240 includes fourNAND flash memories flash controller 250 is connected to thebanks channels 1 through 4. Here, each of thechannels 1 through 4 connects corresponding NAND flash memories of thebanks channel 1 connects NANDflash memories banks channel 2 connects NANDflash memories flash memories flash memories - The
controller 250 performs a bank interleaving operation using chip enable signals nCE0-nCEX (where X is a positive integer). In so doing, thecontroller 250 receives as many enable signals and read and busy signals RnB0-RnBX as there are NAND flash memories. As used herein, bank interleaving is a data reading or writing operation performed between banks of a memory system in which two or more banks share a common channel. For example, in a bank interleaving operation, theflash controller 250 reads data from and/or writes data to theNAND flash memories channel 1 while moving between theNAND flash memories - As described above, as many chip enable signals nCE0 to nCEX and ready and busy signals RnB0 to RnBX are used as the number of flash memory chips for a bank interleaving operation. Therefore, when the
flash memory system 200 uses all the fourchannels 1 to 4, sixteen chip enable signals nCE0 to nCE15 and sixteen read and busy signals RnB0 to RnB15 are used for a bank interleaving operation. Accordingly, the structure of theflash memory system 200 becomes more complicated as the numbers of banks and flash memory chips increase. - A conventional NAND flash memory receives address and command signals through a data input/output (DQ) pin. Therefore, when address and command signals are input to the NAND flash memory, data cannot be input to or output from the NAND flash memory. This results in a data delay time. Data input/output is especially delayed when a bank interleaving operation is performed.
- Furthermore, when data is written to or read from a cell array of a conventional NAND flash memory, RnB signals are generated. In this case, a flash controller cannot perform any operation until the writing/reading operation is completed. This reduces the performance of a flash memory system.
- Exemplary embodiments of the present invention provide a NAND flash memory having fast data input/output.
- Exemplary embodiments of the present invention provide a flash memory system that performs a bank interleaving operation while minimizing delay time.
- Exemplary mbodiments of the present invention provide NAND flash memories including a memory cell array used for storing data, a command/address pin through which a command and an address are received for inputting data to or outputting data from the memory cell array, and a data input/output pin through which data are input to or output from the memory cell array.
- In some exemplary embodiments, the NAND flash memory further includes a status register receiving a status read command through the command/address pin and providing an operational status of the NAND flash memory to a flash controller. The flash controller sends the status read command to the NAND flash memory when the NAND flash memory operates, before the NAND flash memory operates, or after the NAND flash memory operates. The status register sends a status signal SQ to the flash controller to inform the flash controller whether the NAND flash memory is internally operational. The flash controller controls the internal operation of the NAND flash memory in response to the status signal SQ.
- In some exemplary embodiments, the data is input/output through the data input/output pin depending upon the toggling of a data strobe signal DOS. The data is input/output through the data input/output pin by a DDR (double data rate) transmission method. The NAND flash memory further includes a command/address buffer receiving the command and address transmitted through command/address pin. The NAND flash memory further includes a control unit controlling the reception of the command and address. The control unit receives a chip enable signal nCE and a load signal nLOAD from a flash controller and controls the reception of the command and address
- In some exemplary embodiments of the present invention, there are provided flash memory systems including a flash controller and a flash memory module formed of a plurality of NAND flash memories. Each of the NAND flash memories includes a memory cell array used for storing data, a command/address pin through which a command and an address are received from the flash controller for inputting/outputting data to/from the memory cell array and a data input/output pin through which data are input to and output from the memory cell array.
- In some exemplary embodiments, each of the NAND flash memories further includes a status register receiving a status read command through the command/address pin and providing an operational status of the NAND flash memory to the flash controller. The flash controller sends the status read command to the NAND flash memory when the NAND flash memory operates, before the NAND flash memory operates or after the NAND flash memory operates. The status register sends a status signal SQ to the flash controller to inform the flash controller whether the NAND flash memory is internally operational. The flash controller controls the internal operation of the NAND flash memory in response to the status signal SQ. The data input/output through the data input/output pin is performed according to a toggling of a data strobe signal DQS. The data input/output through the data input/output pin is performed by a DDR transmission method. Each of the NAND flash memories further includes a command/address buffer receiving the command and address transmitted through command/address pin. Each of the NAND flash memories further includes a control unit controlling the reception of the command and address. The control unit receives a chip enable signal nCE and a load signal nLOAD from the flash controller and controls the reception of the command and address.
- The above and other features of the present disclosure will become more apparent by describing in detail exemplary embodiments of the present invention with reference to the attached drawings in which:
-
FIG. 1 illustrates a conventional NAND flash memory; -
FIG. 2 is a table illustrating pins of the NAND flash memory ofFIG. 1 ; -
FIG. 3 is a block diagram illustrating a flash memory system with a multi-bank architecture using the NAND flash memory ofFIG. 1 ; -
FIG. 4 illustrates an NBX NAND flash memory according to an exemplary embodiment of the present invention; -
FIG. 5 is a table providing descriptions of pins of the NBX NAND flash memory ofFIG. 4 , according to an exemplary embodiment of the present invention; -
FIG. 6 is a block diagram of an NBX NAND flash memory system illustrating the NBX NAND flash memory ofFIG. 4 , according to an exemplary embodiment of the present invention; -
FIG. 7 is a timing diagram showing how data are erased from the NBX NAND flash memory ofFIG. 6 , according to an exemplary embodiment of the present invention; -
FIG. 8 is a timing diagram for explaining how data are written into the NBX NAND flash memory ofFIG. 6 , according to an exemplary embodiment of the present invention; -
FIG. 9 is a timing diagram for explaining how data are read from the NBX NAND flash memory ofFIG. 6 , according to an exemplary embodiment of the present invention; -
FIG. 10 is a diagram illustrating an NBX NAND flash memory system according to an exemplary embodiment of the present invention; -
FIG. 11 is a block diagram illustrating an NBX flash module of the NBX NAND flash memory system ofFIG. 10 , according to an exemplary embodiment of the present invention; -
FIG. 12 is a block diagram illustrating an internal structure of the NBX flash module ofFIG. 11 , according to an exemplary embodiment of the present invention; -
FIGS. 13 through 15 are timing diagrams illustrating a bank interleaving operation of the NBX flash memory system ofFIG. 10 , according to an exemplary embodiment of the present invention; -
FIG. 16 illustrates a thin small outline package (TSOP) of an NBX NAND flash memory according to an exemplary embodiment of the present invention; and -
FIG. 17 is a table illustrating pins of the TSOP ofFIG. 16 , according to an exemplary embodiment of the present invention. - Exemplary embodiments of the present invention will be described below in more detail with reference to the accompanying drawings. The present invention may, however, be embodied in different forms and should not be constructed as limited to the exemplary embodiments set forth herein.
-
FIG. 4 illustrates aNAND flash memory 300 according to an exemplary embodiment of the present invention, andFIG. 5 is a table illustrating pins of the NBXNAND flash memory 300 according to an exemplary embodiment of the present invention. TheNAND flash memory 300 includes additional command/address pins C/A0 to C/A3. TheNAND flash memory 300 further includes a data strobe pin DQS in addition to data input/output pins DQ0 to DQ7 for input/output data synchronization. Input signals of theNAND flash memory 300 are synchronized with a clock (CLK) signal. TheNAND flash memory 300 ofFIG. 4 will now be referred to as a NAND bus scalable (NBX) NAND flash memory. - Referring to
FIG. 5 , the command/address pins C/A0 to C/A3 are used for inputting command and address signals. Although four command/address pins C/A0 to C/A3 are shown inFIG. 5 , the number of command/address pins C/A0 to C/A3 can be increased. The nLOAD pin is used for loading a command or address signal to theNAND flash memory 300. The nCE pin is a chip enable pin. The CLK pin is a clock pin. The Vcc pin is a power voltage pin, and the Vss pin is a ground voltage pin. - The SQ pin indicates which operation is being performed or is completed in the NBX
NAND flash memory 300. For example, a high SQ signal indicates that an operation is completed in the NBXNAND flash memory 300 and the NBXNAND flash memory 300 is ready for the next operation. A low SQ signal indicates that an operation is being performed in die NBXNAND flash memory 300. The SQ signal is output in synchronization with a CLK signal. As described above, the DQS pin is a data strobe pin used for data input/output, and the DQ0 to DQ7 pins are data input/output pins. -
FIG. 6 is a block diagram of an example of the NBX NAND flash memory ofFIG. 4 , according to an exemplary embodiment of the present invention. The NBXNAND flash memory 420 is electrically connected to aflash controller 410. The NBXNAND flash memory 420 receives address and command signals from theflash controller 410 through a C/A pin and receives data from and sends data to theflash controller 410 through a data input/output pin. - Referring to
FIG. 6 , the NBXNAND flash memory 420 includes amemory cell array 421, acommand address buffer 422, apage buffer 423, a data input/output circuit 424, acontrol unit 425, and anSQ register 426. - The
memory cell array 421 includes a plurality of memory blocks (not shown). Each of the memory blocks includes a plurality of pages (not shown). Each of the pages includes a plurality of memory cells that share a word line. The size of each page may be 512 bytes, 2 KB, or 4 KB, The size of page varies according to the type of the flash memory. In the NBXNAND flash memory 420, data are erased in units of a block, and data are read and written in units of a page. - The
command address buffer 422 is connected to thememory cell array 421 through a word line WL. Thecommand address buffer 422 receives a command or address signal from theflash controller 410. Thecontrol unit 425 receives control signals nCE and nLOAD and controls thecommand address buffer 422. - The command signal is input to the NBX
NAND flash memory 420 when the control signals nCE and nLOAD are low. Table 1 shows examples of command and control signals used in the NBX NANDflash memory system 400. In Table 1, nCKE denotes a clock enable signal. -
TABLE 1 Comman d(4bits) Code nCKE nCE nLOAD DQS DQ Clock Cycle Chip — L H X High-Z High-Z L −> H Deselect Clock — H X X High-Z X X(after n cycles) Stop Power — H H X High-Z High-Z Stead State After n On cycles Read 0h L L L High-Z High-Z L −> H, 1st cycle: Read in (after that address in) Read 1h L L L Toggle Data L −> H, 1st cycle: Read Enable out enable (after that read data out) Program 2h L L L High-Z High-Z L −> H, 1 cycle: Program (White) Command (after that address in) Program 3h L L L Toggle Data- L −> H, 1st cycle: Enable in command in (after that program the page) Page 4h L L High-Z High-Z L −> H, 1 cycle Read Stop Page 5h L L High-Z High-Z L −> H, 1 cycle Write Stop ID Read 6h L L Toggle Data L −> H, 1st cycle: cmd in Out Register 7h L L Toggle Data L −> H, 1st cycle: cmd in Configuration In (after that configuration for n cycles) Status 8h — — High-Z High-Z L −> H, 1st cycle: cmd in, Read 2nd cycle: status data out Reserved 9h-Eh Reset Fh L L High-Z High-Z After n cycles - Referring to Table 1, Read is a command for starting a read operation. Read Enable is a command for reading data. Write is a command for starting a write operation. Write Enable or Program Enable is a command for writing data into the
memory cell array 421. - Status Read is a command for checking the operation status of the NBX
NAND flash memory 420. Reset is a command for initializing the NBXNAND flash memory 420. - For example, a read command is input to the NBX
NAND flash memory 420 in one clock cycle when nCE and nLOAD signals are low. Next, an address is input to the NBXNAND flash memory 420. Other commands are input to the NBXNAND flash memory 420 in the same manner. - Referring again to
FIG. 6 , the NBXNAND flash memory 420 includes theSQ register 426. TheSQ register 426 stores the status of the NBXNAND flash memory 420. When a status read command is input, theSQ register 426 sends a status signal SQ to theflash controller 410 under the control of thecontrol unit 425. - The status signal SQ is sent to the
flash controller 410 to inform theflash controller 410 of the status of the NBXNAND flash memory 420. For example, when the NBXNAND flash memory 420 does not perform any operation, the status signal SQ is high, and when the NBXNAND flash memory 420 performs an operation, the status signal SQ is low. The status signal is generated in synchronization with a CLK signal. Referring to Table 1, after a status read command is input and one cycle passes, a state signal SQ is output. Theflash controller 410 can provide the status signal SQ to the flash memory at anytime. - An address is input from the first clock cycle after a command is input. The bit size of the address is determined by an nLOAD signal. Erase, write, and read operations of the NBX
NAND flash memory 420 ofFIG. 6 will now be described with reference toFIGS. 7 through 9 . -
FIG. 7 is a timing diagram illustrating how data are erased from the NBXNAND flash memory 420 ofFIG. 6 , according to an exemplary embodiment of the present invention. Referring toFIG. 7 , when an nCE signal and an nLOAD signal are low, a command or an address is input through a C/A pin. - Referring to
FIG. 7 , S denotes a status read command, E denotes an erase command, A denotes an address, and EE denotes an erase enable command. The status read command S can be input regardless of whether an erase operation is performed. When the status read command S is input, the NBXNAND flash memory 420 generates a status signal SQ after one clock cycle. - The NBX
NAND flash memory 420 starts a read operation in response to an erase command. When an erase command is input, an address A is input through the C/A pin. After the address is completely input, an erase enable command EE is input. The NBXNAND flash memory 420 erases data from a memory block corresponding to the address A in response to the erase enable command EE. - During the erase operation, the NBX
NAND flash memory 420 generates a status signal SQ in response to a status read command S to indicate its status (erase status). After the erase operation, the NBXNAND flash memory 420 generates a status signal SQ in response to a status read command S to indicate its status (end of erase operation). -
FIG. 8 is a timing diagram for explaining how data are written into the NBXNAND flash memory 420 ofFIG. 6 , according to an exemplary embodiment of the present invention. Referring to 8, when an nCE signal and an nLOAD signal are low, a command or an address is input through a C/A pin. - In
FIG. 8 , W denotes a write command, A denotes an address, and WE denotes a write enable command. Here, a status read command S can be input regardless of whether a write operation is performed. When the status read command S is input, the NBXNAND flash memory 420 generates a status signal SQ after one clock cycle. - The NBX
NAND flash memory 420 starts a write operation in response to a write command W. After a write command W and an address A are input, a write enable command WE is input. After that, the NBXNAND flash memory 420 receives data through a data input/output (DQ) pin according to the toggling of a data strobe (DQS) signal. Data are input to or output from the NBXNAND flash memory 420 in synchronization with the DQS signal. Referring toFIG. 8 , data are transferred twice per one period of the DQS signal by a double data rate (DDR) transmission method. - After the data are received, the NBX
NAND flash memory 420 performs programming on a page corresponding to the address A using the received data. During the write operation, the NBXNAND flash memory 420 generates a status signal SQ in response to a status read command S to indicate its status (write status). After the write operation, the NBXNAND flash memory 420 generates a status signal SQ in response to a status read command S to indicate its status (end of write operation). -
FIG. 9 is a timing diagram for explaining how data are read from the NBXNAND flash memory 420 ofFIG. 6 , according to an exemplary embodiment of the present invention. InFIG. 9 , R denotes a read command, A denotes an address, and RE denotes a read enable command. A status read command S can be input regardless of whether a read operation is performed. When the status read command S is input, the NBXNAND flash memory 420 generates a status signal SQ after one clock cycle. - The NBX
NAND flash memory 420 starts a read operation in response to a read command R. After a read command R and an address A are input, the 420 reads data from a page corresponding to the address A and stores the data in the page buffer 423 (refer toFIG. 6 ). The NBXNAND flash memory 420 outputs a status signal SQ in response to a status read command S indicating that the NBXNAND flash memory 420 is ready for data transmission. - The NBX
NAND flash memory 420 outputs the data stored in thepage buffer 423 in response to a read enable command RE. The NBXNAND flash memory 420 outputs the data through a DQ pin according to the toggling of a DQS signal. Data are output from the NBXNAND flash memory 420 in synchronous with the DQS signal. Referring toFIG. 9 , data are read from the NBXNAND flash memory 420 at double data rate (DDR). - As explained above, the NBX NAND flash memory of the present invention includes separate C/A and DQ pins. Furthermore, the NBX NAND flash memory includes the SQ register to generate a status signal SQ whenever the flash controller sends a status read command S. Since the CA pin and the DQ pin are separate, read and write speeds can be increased. Furthermore, command and address buses can have a width different from that of a data bus.
-
FIG. 10 is a diagram illustrating an NBX NANDflash memory system 500 according to an exemplary embodiment of the present invention. Referring toFIG. 10 , the NBX NANDflash memory system 500 includes aflash controller 550 and a plurality ofNBX flash modules FIG. 10 , four NBX flash modules are illustrated. - The
NBX flash modules sockets flash sockets flash controller 550 through a data bus (DQ bus). TheNBX flash modules flash controller 550. Furthermore, data (DQ) and control (CTRL) signals are transmitted between theflash controller 550 and theNBX flash modules NBX flash modules FIG. 10 , each of theNBX flash modules NAND flash memories 511. - The
flash controller 550 controls write, read, and erase operations of the NBX NAND flash memories of theNBX flash modules flash controller 550 performs bank interleaving between banks using the nBS signal. - When it is necessary to update SQ registers of the NBX NAND flash memories of the
NBX flash modules flash controller 550 can transmit a register value that can be commonly used for all theNBX flash modules flash controller 550 is referred to as a broadcasting function. After simultaneously enabling nBS signals for all banks, theflash controller 550 provides a register configuration command (refer to Table 1). The register configuration command is simultaneously provided to each of the NBX NAND flash memories through a C/A pin. Then, theflash controller 550 writes a register value to an SQ register using the C/A pin. -
FIG. 11 is a block diagram illustrating an NBX flash module of the NBX NANDflash memory system 500 ofFIG. 10 , according to an exemplary embodiment of the present invention. inFIG. 11 ,reference numeral 510 a denotes a front surface of theNBX flash module 510 of the NBX NANDflash memory system 500, andreference numeral 510 b denotes a back surface of theNBX flash module 510. - Referring to
FIGS. 11( a) and (b), eight NBXNAND flash memories 511 a are formed in thefront surface 510 a of theNBX flash module 510, and eight NBXNAND flash memories 511 b are formed on the back;surface 510 b of theNBX flash module 510. The eight NBXNAND flash memories 511 a form one bank, and the eight NBXNAND flash memories 511 b form another bank. For example, one NBX flash module includes two banks. When each of the NBXNAND flash memories - An electrically erasable programmable read only memory (EEPROM) 512 for status presence detection (SPD), a
clock buffer 513, abuffer 514 for C/A and control signals, and aninterface 516 a are formed on thefront surface 510 a of theNBX flash module 510. TheEEPROM 512 is used to store data (SPD data) necessary for the flash controller 550 (refer toFIG. 10 ) to access theNBX flash module 510. Theclock buffer 513 is used for distributing a clock signal to the NBXNAND flash memories buffer 514 is used for distributing command, address, and control signals to the NBXNAND flash memories - Fast enable transfer (PET) switches 515 and an
interface 516 b are formed on theback surface 510 b of theNBX flash module 510. The FET switches 515 are used to reduce loads on data buses, thereby enabling high-speed data transmission. Since a DDR transmission method is used for the NBXNAND flash memories interfaces NBX flash module 510 are connected to the flash socket 510 (refer toFIG. 10 ). -
FIG. 12 is a block diagram illustrating an internal structure of theNBX flash module 510 ofFIG. 11 , according to an exemplary embodiment of the present invention. As illustrated inFIG. 11 , theNBX flash module 510 includes the NBXNAND flash memories EEPROM 512 for SPD, theclock buffer 513, thebuffer 514 for C/A and control signals, the FET switches 515, and theinterface 516. - The
interface 516 receives a command, an address, data, first and second bank selection signals nBS1 and nBS2, and an nLOAD signal from the flash controller 550 (refer toFIG. 10 ). Here, the nBS1 signal is used for selecting thefirst bank 511 a, and the nBS2 signal is used for selecting thesecond bank 511 b. - The nBS1 signal is provided as a chip enable signal nCE for the NBX NAND flash memories of the
first bank 511 a. The nBS2 signal is provided as a chip nCE signal for the NBX NAND flash memories of thesecond bank 511 b. Thebuffer 514 for C/A and control signals is used to temporarily store a command, an address, and an nLOAD signal and sends them to a selected bank. - The
clock buffer 513 receives a clock signal nCLK and generates first and second clock signals CLK1 and CLK2. The first clock signal CLK1 is provided to thefirst bank 511 a, and the second clock signal CLK2 is provided to thesecond bank 511 b. Furthermore, theclock buffer 513 provides a clock signal for thebuffer 514 for C/A and control signals. Thebuffer 514 is operated in synchronization with a clock signal. - The
EEPROM 512 for SPD stores SPD information necessary for the flash controller to access theNBX flash module 510 For example, theEEPROM 512 for SPD stores information about internal delay time necessary for writing data to or reading data from the NBX NAND flash memories of the first andsecond banks flash controller 550 reads the internal delay time information from theEEPROM 512 and outputs signals and data according to the read information for read or write operation. - NBX NAND flash memories included in a given bank have the same page size. Information about this page size is stored in the
EEPROM 512. The page size of a NBX NAND flash memory may vary from one bank to another bank and/or from one NBX flash module to another NBX flash module. TheEEPROM 512 for SPD stores this page information. When accessing a NBX flash module, theflash controller 550 reads the page information from theEEPROM 512 and operates according to the read page information. - Banks included in one NBX flash module can have different storage capacities. In addition, NBX NAND flash memories included in one bank can have different storage capacities. The
EEPROM 512 for SPD stores information about the bank capacities of banks. When accessing a NBX flash module, theflash controller 550 reads the bank capacity information from theEEPROM 512 and operates according to the read bank capacity information. That is, theflash controller 550 reads SPD information from theEEPROM 512 and sets itself using the SPD information. -
FIGS. 13 through 15 are timing diagrams for explaining a bank interleaving operation of the NBX NANDflash memory system 500 ofFIG. 10 , according to an exemplary embodiment of the present invention. Bank interleaving is a read, write, or erase operation that is performed alternately on banks.FIG. 13 illustrates an interleaving operation between banks for reading data from the banks.FIG. 14 illustrates an interleaving operation between banks for writing data to the banks.FIG. 15 illustrates an interleaving operation between banks for erasing, writing, and reading. - Referring to
FIG. 13 , a first bank is enabled by a first bank selection signal nBS1. For example, when the first bank, selection signal nBS1 is at a low level, data are read from the first bank. Reading data from the first bank starts in response to a read command R. After the read command R and an address A is input, data are read from a selected page and transmitted to a page buffer. When data corresponding to one page is stored in the page buffer, an NBX NAND flash memory outputs a status signal SQ in response to a status read command S to indicate that it is ready to output data. - The NBX NAND flash memory outputs the data stored in the page buffer in response to a read enable command RE. Here, the NBX NAND flash memory outputs the data through a data input/output pin DQ according to the toggling of a data strobe signal DQS.
- When a second bank selection signal nBS2 is changed to a low level during the reading operation for the first bank, data are read from a second bank. Similarly, when a third bank selection signal nBS3 is changed to a low level during the reading operations for the first and second banks, data are read from a third bank. The reading operations for the second and third banks are performed in the same manner as that for the first bank.
- After data are output from the first bank, data are output from the second bank without a delay time. Similarly, after data are output from the second bank, data are output from the first bank.
- Referring to
FIG. 14 , when a first bank selection signal nBS1 is at a low level, data are written into a first bank. Writing data into the first bank starts in response to a write command W. After the write command W and an address A are input, a write enable command WE is input. An NBX NAND flash memory receives data through a data input/output pin DQ according to the toggling of a data strobe signal DQS. The received data are stored in a page buffer. - After data are stored in the page buffer, the NBX NAND flash memory performs internal programming on a page of the address A using the stored data. The NBX NAND flash memory outputs a status signal SQ in response to a status read command S to indicate the end of the write operation.
- When second and third bank selection signals are changed to a low level during the write operation for the first bank, data are written into second and third banks. The write operations for the second and third banks are performed in the same manner as that for the first bank.
- Referring to
FIG. 14 , after data are completely loaded from a flash controller to a page buffer of the first bank, data are loaded from the flash controller to a page buffer of the second bank without a delay time. Similarly, after the data are loaded to the page buffer of the second bank, data are loaded from the flash controller to a page buffer of the third bank. - Referring to
FIG. 15 , an erase operation is performed on a first bank, a write operation is performed on a second bank, and a read operation is performed on a third bank. During the erase operation for the first bank, the write operation for the second bank is performed. In addition, during the erase and write operations for the first and second banks, the read operation for the third bank is performed. - Since a conventional NAND flash memory uses a data input/output pin DQ for receiving command and address signals as well as data, a data stream in a data bus or channel is often interrupted. Furthermore, a conventional NAND flash memory module has a long data delay time during an bank interleaving operation. However, as illustrated in
FIGS. 13 through 15 , the NBX flash module of exemplary embodiments of the present invention can perform an interleaving operation for data input/output without a data delay time, so that data can be read from and written to the NBX flash module at a high speed. -
FIG. 16 illustrates a thin small outline package (TSOF) of an NBX NAND flash memory according to an exemplary embodiment of the present invention, andFIG. 17 is a table providing descriptions of pins of the TSOP ofFIG. 16 , according to an exemplary embodiment of the present invention. Referring toFIG. 16 , the NBX NAND flash memory has 48 pins. The 1st to 24th pins are formed on the left side, and the 25th to 48th pins are formed on the right side. Referring toFIG. 17 , all control functions are assigned to the left-side pins. According to exemplary embodiments of the present invention, the number of pins can be decreased, and the NBX NAND flash memory can be designed to have all controls pins on one side. Therefore, the NBX NAND flash memory can have a simple structure. - As described above, in the NAND flash memory of exemplary embodiments of the present invention, the C/A pin is separated from the data input/output pin. Therefore, data input/output speed can be improved. Furthermore, the NAND flash memory can perform a bank interleaving operation with less delay time.
- The above-disclosed subject matter is to be considered illustrative, and not restrictive. It will be understood by those of ordinary skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention.
Claims (20)
1. A NAND flash memory comprising:
a memory cell array storing data;
a command/address pin through which a command and an address are received for transmitting data; and
a data input/output pin through which data are transmitted in the memory cell array.
2. The NAND flash memory of claim 1 , further comprising a status register receiving a status read command through the command/address pin and providing an operational status of the NAND flash memory to a flash controller.
3. The NAND flash memory of claim 2 , wherein the flash controller sends the status read command to the NAND flash memory.
4. The NAND flash memory of claim 2 , wherein the status register sends a status signal SQ to the flash controller to inform the flash controller whether the NAND flash memory is internally operational.
5. The NAND flash memory of claim 4 , wherein the flash controller controls the internal operation of the NAND flash memory in response to the status signal SQ.
6. The NAND flash memory of claim 1 , wherein the data transmitted through the data input/output pin is transmitted according to a toggling of a data strobe signal DQS.
7. The NAND flash memory of claim 6 , wherein the data transmitted through the data input/output pin is transmitted by a DDR (double data rate) transmission method.
8. The NAND flash memory of claim 1 , further comprising a command/address buffer receiving the command and address received through command/address pin.
9. The NAND flash memory of claim 8 , further comprising a control unit controlling the reception of the command and address.
10. The NAND flash memory of claim 9 , wherein the control unit receives a chip enable signal nCE and a load signal nLOAD from a flash controller and controls the reception of the command and address.
11. A flash memory system comprising:
a flash controller, and
a flash memory module comprising a plurality of NAND flash memories,
wherein each of the NAND flash memories comprises:
a memory cell array storing data;
a command/address pin through which a command and an address are received from the flash controller for transmitting data in the memory cell array; and
a data input/output, pin through which data is transmitted in the memory cell array.
12. The flash memory system of claim 11 , wherein each of the NAND flash memories further comprises a status register receiving a status read command through the command/address pin and providing an operational status of the NAND flash memory to the flash controller.
13. The flash memory system of claim 12 , wherein the flash controller sends the status read command to the NAND flash memory.
14. The flash memory system of claim 12 , wherein the status register sends a status signal SQ to the flash controller to inform the flash controller whether the NAND flash memory is internally operational.
15. The flash memory system of claim 14 , wherein the flash controller controls the internal operation of the NAND flash memory in response to the status signal SQ.
16. The flash memory system of claim 11 , wherein the data transmitted through the data input/output pin is transmitted according to a toggling of a data strobe signal DQS.
17. The flash memory system of claim 16 , wherein the data transmitted through the data input/output pin is transmitted by a DDR (double data rate) transmission method.
18. The flash memory system of claim 1 , wherein each of the NAND flash memories further comprises a command/address buffer receiving the command and address received through command/address pin.
19. The flash memory system of claim 18 , wherein each of the NAND flash memories further comprises a control unit controlling the reception of the command and address.
20. The flash memory system of claim 19 , wherein the control unit receives a chip enable signal nCE and a load signal nLOAD from the flash controller and controls the reception of the command and address.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/926,693 US9159438B2 (en) | 2006-12-29 | 2013-06-25 | NAND flash memory having C/A pin and flash memory system including the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20060137629A KR100851545B1 (en) | 2006-12-29 | 2006-12-29 | Nand flash memory having c/a pin and flash memory system including that |
KR10-2006-0137629 | 2006-12-29 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/926,693 Continuation US9159438B2 (en) | 2006-12-29 | 2013-06-25 | NAND flash memory having C/A pin and flash memory system including the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080162790A1 true US20080162790A1 (en) | 2008-07-03 |
Family
ID=39585638
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/757,121 Abandoned US20080162790A1 (en) | 2006-12-29 | 2007-06-01 | Nand flash memory having c/a pin and flash memory system including the same |
US13/926,693 Active US9159438B2 (en) | 2006-12-29 | 2013-06-25 | NAND flash memory having C/A pin and flash memory system including the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/926,693 Active US9159438B2 (en) | 2006-12-29 | 2013-06-25 | NAND flash memory having C/A pin and flash memory system including the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US20080162790A1 (en) |
KR (1) | KR100851545B1 (en) |
CN (2) | CN101221809A (en) |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100205348A1 (en) * | 2009-02-11 | 2010-08-12 | Stec, Inc | Flash backed dram module storing parameter information of the dram module in the flash |
US20110016269A1 (en) * | 2009-07-16 | 2011-01-20 | Hyun Lee | System and method of increasing addressable memory space on a memory board |
WO2011008580A1 (en) * | 2009-07-16 | 2011-01-20 | Netlist, Inc. | System and method utilizing distributed byte-wise buffers on a memory module |
US20110276740A1 (en) * | 2008-11-13 | 2011-11-10 | Indilinx Co., Ltd. | Controller for solid state disk which controls access to memory bank |
US20120173798A1 (en) * | 2010-12-29 | 2012-07-05 | Chi-Chih Kuan | Memory controller, memory device and method for determining type of memory device |
US8516188B1 (en) | 2004-03-05 | 2013-08-20 | Netlist, Inc. | Circuit for memory module |
US8582356B2 (en) | 2008-12-16 | 2013-11-12 | Micron Technology, Inc. | Providing a ready-busy signal from a non-volatile memory device to a memory controller |
US8756364B1 (en) | 2004-03-05 | 2014-06-17 | Netlist, Inc. | Multirank DDR memory modual with load reduction |
US8782350B2 (en) | 2008-04-14 | 2014-07-15 | Netlist, Inc. | Circuit providing load isolation and noise reduction |
US9128632B2 (en) | 2009-07-16 | 2015-09-08 | Netlist, Inc. | Memory module with distributed data buffers and method of operation |
US20150378885A1 (en) * | 2014-06-27 | 2015-12-31 | Samsung Electronics Co., Ltd. | Solid state driving including nonvolatile memory, random access memory and memory controller |
US9318160B2 (en) | 2010-11-03 | 2016-04-19 | Netlist, Inc. | Memory package with optimized driver load and method of operation |
US20170323875A1 (en) * | 2013-05-29 | 2017-11-09 | Sandisk Technologies Llc | Packaging of high performance system topology for nand memory systems |
CN107783727A (en) * | 2016-08-31 | 2018-03-09 | 华为技术有限公司 | A kind of access method of memory device, device and system |
US9921763B1 (en) * | 2015-06-25 | 2018-03-20 | Crossbar, Inc. | Multi-bank non-volatile memory apparatus with high-speed bus |
US10141034B1 (en) | 2015-06-25 | 2018-11-27 | Crossbar, Inc. | Memory apparatus with non-volatile two-terminal memory and expanded, high-speed bus |
US10217523B1 (en) | 2008-04-14 | 2019-02-26 | Netlist, Inc. | Multi-mode memory module with data handlers |
US10222989B1 (en) | 2015-06-25 | 2019-03-05 | Crossbar, Inc. | Multiple-bank memory device with status feedback for subsets of memory banks |
US20190079698A1 (en) * | 2017-09-08 | 2019-03-14 | Samsung Electronics Co., Ltd. | Storage device temporarily suspending internal operation to provide short read response time for read request from host |
US10324841B2 (en) | 2013-07-27 | 2019-06-18 | Netlist, Inc. | Memory module with local synchronization |
US10755757B2 (en) | 2004-01-05 | 2020-08-25 | Smart Modular Technologies, Inc. | Multi-rank memory module that emulates a memory module having a different number of ranks |
US11200932B2 (en) | 2019-08-07 | 2021-12-14 | Samsung Electronics Co., Ltd. | Non-volatile memory device, controller and memory system |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101097471B1 (en) * | 2008-12-26 | 2011-12-23 | 주식회사 하이닉스반도체 | Non volatile memory device |
US10838646B2 (en) | 2011-07-28 | 2020-11-17 | Netlist, Inc. | Method and apparatus for presearching stored data |
US10198350B2 (en) * | 2011-07-28 | 2019-02-05 | Netlist, Inc. | Memory module having volatile and non-volatile memory subsystems and method of operation |
US10380022B2 (en) | 2011-07-28 | 2019-08-13 | Netlist, Inc. | Hybrid memory module and system and method of operating the same |
US11182284B2 (en) | 2013-11-07 | 2021-11-23 | Netlist, Inc. | Memory module having volatile and non-volatile memory subsystems and method of operation |
US10248328B2 (en) | 2013-11-07 | 2019-04-02 | Netlist, Inc. | Direct data move between DRAM and storage on a memory module |
WO2015070110A2 (en) | 2013-11-07 | 2015-05-14 | Netlist, Inc. | Hybrid memory module and system and method of operating the same |
KR102166762B1 (en) | 2013-12-26 | 2020-10-16 | 에스케이하이닉스 주식회사 | Memory and memory system including the same |
KR102149768B1 (en) * | 2014-04-29 | 2020-08-31 | 삼성전자주식회사 | Nonvolatile memory system |
DE102017106713A1 (en) * | 2016-04-20 | 2017-10-26 | Samsung Electronics Co., Ltd. | Computing system, nonvolatile memory module, and method of operating a memory device |
TWI685747B (en) * | 2017-05-03 | 2020-02-21 | 大陸商合肥沛睿微電子股份有限公司 | Extending device and memory system |
DE102017010473A1 (en) * | 2017-11-10 | 2019-05-16 | Oerlikon Textile Gmbh & Co. Kg | Machinery for the production or treatment of synthetic threads |
US11132307B2 (en) * | 2018-05-25 | 2021-09-28 | Rambus Inc. | Low latency memory access |
CN108932961A (en) * | 2018-07-20 | 2018-12-04 | 江苏华存电子科技有限公司 | It is a kind of to promote reaction rate method using flash memory pin |
KR20210031266A (en) | 2019-09-11 | 2021-03-19 | 삼성전자주식회사 | Interface circuit, memory device, storage device and operation method of the memory device |
US11048443B1 (en) | 2020-03-25 | 2021-06-29 | Sandisk Technologies Llc | Non-volatile memory interface |
KR20210152750A (en) * | 2020-06-09 | 2021-12-16 | 에스케이하이닉스 주식회사 | Memory system and operating method thereof |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5379401A (en) * | 1992-03-31 | 1995-01-03 | Intel Corporation | Flash memory card including circuitry for selectively providing masked and unmasked ready/busy output signals |
US5966723A (en) * | 1997-05-16 | 1999-10-12 | Intel Corporation | Serial programming mode for non-volatile memory |
US6519194B2 (en) * | 2000-01-06 | 2003-02-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with a rapid packet data input, capable of operation check with low speed tester |
US6614683B1 (en) * | 2001-02-26 | 2003-09-02 | Advanced Micro Devices, Inc. | Ascending staircase read technique for a multilevel cell NAND flash memory device |
US20040062126A1 (en) * | 2001-02-27 | 2004-04-01 | Fujitsu Limited | Memory system |
US6724682B2 (en) * | 2001-06-01 | 2004-04-20 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory device having selective multiple-speed operation mode |
US20040151053A1 (en) * | 2003-02-04 | 2004-08-05 | Peterson Steve A. | Double data rate memory interface |
US20040168016A1 (en) * | 2000-07-28 | 2004-08-26 | Micron Technology, Inc. | Synchronous flash memory with concurrent write and read operation |
US6851018B2 (en) * | 2002-03-27 | 2005-02-01 | Hewlett-Packard Development Company, L.P. | Exchanging operation parameters between a data storage device and a controller |
US20050204090A1 (en) * | 2004-03-10 | 2005-09-15 | Eilert Sean S. | Hardware stack for blocked nonvolatile memories |
US20050223158A1 (en) * | 2004-04-05 | 2005-10-06 | Sun-Teck See | Flash memory system with a high-speed flash controller |
US6965964B2 (en) * | 2002-01-15 | 2005-11-15 | Samsung Electronic Co., Ltd. | Nand flash memory device |
US20060195650A1 (en) * | 2005-02-25 | 2006-08-31 | Su Zhiqiang J | Method to detect NAND-flash parameters by hardware automatically |
US20080028131A1 (en) * | 2006-07-31 | 2008-01-31 | Kabushiki Kaisha Toshiba | Nonvolatile memory system, and data read/write method for nonvolatile memory system |
US7405992B2 (en) * | 2006-10-25 | 2008-07-29 | Qimonda North America Corp. | Method and apparatus for communicating command and address signals |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3400214B2 (en) | 1995-11-13 | 2003-04-28 | 株式会社東芝 | Nonvolatile semiconductor memory device |
JP2002007200A (en) * | 2000-06-16 | 2002-01-11 | Nec Corp | Memory controller and operation switching method and interface device and semiconductor integrated chip and recording medium |
KR100360408B1 (en) * | 2000-09-16 | 2002-11-13 | 삼성전자 주식회사 | Semiconductor memory device having data masking pin for outputting the same signal as data strobe signal during read operation and memory system including the same |
JP3822081B2 (en) | 2001-09-28 | 2006-09-13 | 東京エレクトロンデバイス株式会社 | Data writing apparatus, data writing control method, and program |
JP4082913B2 (en) * | 2002-02-07 | 2008-04-30 | 株式会社ルネサステクノロジ | Memory system |
KR100504696B1 (en) * | 2003-02-26 | 2005-08-03 | 삼성전자주식회사 | Nand-type flash memory device having array of status cells for storing block erase/program information |
KR100564598B1 (en) * | 2003-12-22 | 2006-03-29 | 삼성전자주식회사 | Synchronous flash memory device and method of operating the same |
US20050204091A1 (en) | 2004-03-11 | 2005-09-15 | Kilbuck Kevin M. | Non-volatile memory with synchronous DRAM interface |
KR20050035836A (en) | 2005-01-24 | 2005-04-19 | 주식회사 퍼스터 | Multiple nand flash memory interface |
JP4896450B2 (en) * | 2005-06-30 | 2012-03-14 | 株式会社東芝 | Storage device |
US7606952B2 (en) * | 2006-11-06 | 2009-10-20 | Elite Semiconductor Memory Technology, Inc. | Method for operating serial flash memory |
-
2006
- 2006-12-29 KR KR20060137629A patent/KR100851545B1/en active IP Right Grant
-
2007
- 2007-06-01 US US11/757,121 patent/US20080162790A1/en not_active Abandoned
- 2007-12-29 CN CNA2007101441641A patent/CN101221809A/en active Pending
- 2007-12-29 CN CN201510075828.8A patent/CN104681072B/en active Active
-
2013
- 2013-06-25 US US13/926,693 patent/US9159438B2/en active Active
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5379401A (en) * | 1992-03-31 | 1995-01-03 | Intel Corporation | Flash memory card including circuitry for selectively providing masked and unmasked ready/busy output signals |
US5966723A (en) * | 1997-05-16 | 1999-10-12 | Intel Corporation | Serial programming mode for non-volatile memory |
US6519194B2 (en) * | 2000-01-06 | 2003-02-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with a rapid packet data input, capable of operation check with low speed tester |
US20050219907A1 (en) * | 2000-07-28 | 2005-10-06 | Micron Technology, Inc. | Synchronous flash memory with concurrent write and read operation |
US20040168016A1 (en) * | 2000-07-28 | 2004-08-26 | Micron Technology, Inc. | Synchronous flash memory with concurrent write and read operation |
US6614683B1 (en) * | 2001-02-26 | 2003-09-02 | Advanced Micro Devices, Inc. | Ascending staircase read technique for a multilevel cell NAND flash memory device |
US20040062126A1 (en) * | 2001-02-27 | 2004-04-01 | Fujitsu Limited | Memory system |
US6724682B2 (en) * | 2001-06-01 | 2004-04-20 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory device having selective multiple-speed operation mode |
US6965964B2 (en) * | 2002-01-15 | 2005-11-15 | Samsung Electronic Co., Ltd. | Nand flash memory device |
US6851018B2 (en) * | 2002-03-27 | 2005-02-01 | Hewlett-Packard Development Company, L.P. | Exchanging operation parameters between a data storage device and a controller |
US20040151053A1 (en) * | 2003-02-04 | 2004-08-05 | Peterson Steve A. | Double data rate memory interface |
US20050204090A1 (en) * | 2004-03-10 | 2005-09-15 | Eilert Sean S. | Hardware stack for blocked nonvolatile memories |
US20050223158A1 (en) * | 2004-04-05 | 2005-10-06 | Sun-Teck See | Flash memory system with a high-speed flash controller |
US20060195650A1 (en) * | 2005-02-25 | 2006-08-31 | Su Zhiqiang J | Method to detect NAND-flash parameters by hardware automatically |
US20080028131A1 (en) * | 2006-07-31 | 2008-01-31 | Kabushiki Kaisha Toshiba | Nonvolatile memory system, and data read/write method for nonvolatile memory system |
US7405992B2 (en) * | 2006-10-25 | 2008-07-29 | Qimonda North America Corp. | Method and apparatus for communicating command and address signals |
Cited By (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10755757B2 (en) | 2004-01-05 | 2020-08-25 | Smart Modular Technologies, Inc. | Multi-rank memory module that emulates a memory module having a different number of ranks |
US11093417B2 (en) | 2004-03-05 | 2021-08-17 | Netlist, Inc. | Memory module with data buffering |
US9037774B2 (en) | 2004-03-05 | 2015-05-19 | Netlist, Inc. | Memory module with load reducing circuit and method of operation |
US10489314B2 (en) | 2004-03-05 | 2019-11-26 | Netlist, Inc. | Memory module with data buffering |
US8516188B1 (en) | 2004-03-05 | 2013-08-20 | Netlist, Inc. | Circuit for memory module |
US9858215B1 (en) | 2004-03-05 | 2018-01-02 | Netlist, Inc. | Memory module with data buffering |
US8756364B1 (en) | 2004-03-05 | 2014-06-17 | Netlist, Inc. | Multirank DDR memory modual with load reduction |
US8782350B2 (en) | 2008-04-14 | 2014-07-15 | Netlist, Inc. | Circuit providing load isolation and noise reduction |
US11862267B2 (en) | 2008-04-14 | 2024-01-02 | Netlist, Inc. | Multi mode memory module with data handlers |
US10217523B1 (en) | 2008-04-14 | 2019-02-26 | Netlist, Inc. | Multi-mode memory module with data handlers |
US10025731B1 (en) | 2008-04-14 | 2018-07-17 | Netlist, Inc. | Memory module and circuit providing load isolation and noise reduction |
US9037809B1 (en) | 2008-04-14 | 2015-05-19 | Netlist, Inc. | Memory module with circuit providing load isolation and noise reduction |
US20110276740A1 (en) * | 2008-11-13 | 2011-11-10 | Indilinx Co., Ltd. | Controller for solid state disk which controls access to memory bank |
US8601200B2 (en) * | 2008-11-13 | 2013-12-03 | Ocz Technology Group Inc. | Controller for solid state disk which controls access to memory bank |
US8582356B2 (en) | 2008-12-16 | 2013-11-12 | Micron Technology, Inc. | Providing a ready-busy signal from a non-volatile memory device to a memory controller |
US8977831B2 (en) * | 2009-02-11 | 2015-03-10 | Stec, Inc. | Flash backed DRAM module storing parameter information of the DRAM module in the flash |
US9520191B2 (en) | 2009-02-11 | 2016-12-13 | Hgst Technologies Santa Ana, Inc. | Apparatus, systems, and methods for operating flash backed DRAM module |
US20100205348A1 (en) * | 2009-02-11 | 2010-08-12 | Stec, Inc | Flash backed dram module storing parameter information of the dram module in the flash |
WO2011008580A1 (en) * | 2009-07-16 | 2011-01-20 | Netlist, Inc. | System and method utilizing distributed byte-wise buffers on a memory module |
US9128632B2 (en) | 2009-07-16 | 2015-09-08 | Netlist, Inc. | Memory module with distributed data buffers and method of operation |
US20110016269A1 (en) * | 2009-07-16 | 2011-01-20 | Hyun Lee | System and method of increasing addressable memory space on a memory board |
US8417870B2 (en) | 2009-07-16 | 2013-04-09 | Netlist, Inc. | System and method of increasing addressable memory space on a memory board |
US9563587B2 (en) | 2009-07-16 | 2017-02-07 | Netlist, Inc. | Memory module with distributed data buffers and method of operation |
US9606907B2 (en) | 2009-07-16 | 2017-03-28 | Netlist, Inc. | Memory module with distributed data buffers and method of operation |
JP2012533793A (en) * | 2009-07-16 | 2012-12-27 | ネットリスト インコーポレイテッド | System and method using distributed byte buffer on memory module |
US8516185B2 (en) | 2009-07-16 | 2013-08-20 | Netlist, Inc. | System and method utilizing distributed byte-wise buffers on a memory module |
US10949339B2 (en) | 2009-07-16 | 2021-03-16 | Netlist, Inc. | Memory module with controlled byte-wise buffers |
US10902886B2 (en) | 2010-11-03 | 2021-01-26 | Netlist, Inc. | Memory module with buffered memory packages |
US9659601B2 (en) | 2010-11-03 | 2017-05-23 | Netlist, Inc. | Memory module with packages of stacked memory chips |
US9318160B2 (en) | 2010-11-03 | 2016-04-19 | Netlist, Inc. | Memory package with optimized driver load and method of operation |
US10290328B2 (en) | 2010-11-03 | 2019-05-14 | Netlist, Inc. | Memory module with packages of stacked memory chips |
US8984250B2 (en) * | 2010-12-29 | 2015-03-17 | Silicon Motion Inc. | Memory controller, memory device and method for determining type of memory device |
US20120173798A1 (en) * | 2010-12-29 | 2012-07-05 | Chi-Chih Kuan | Memory controller, memory device and method for determining type of memory device |
US11762788B2 (en) | 2012-07-27 | 2023-09-19 | Netlist, Inc. | Memory module with timing-controlled data buffering |
US10860506B2 (en) | 2012-07-27 | 2020-12-08 | Netlist, Inc. | Memory module with timing-controlled data buffering |
US10268608B2 (en) | 2012-07-27 | 2019-04-23 | Netlist, Inc. | Memory module with timing-controlled data paths in distributed data buffers |
US20170323875A1 (en) * | 2013-05-29 | 2017-11-09 | Sandisk Technologies Llc | Packaging of high performance system topology for nand memory systems |
US10103133B2 (en) * | 2013-05-29 | 2018-10-16 | Sandisk Technologies Llc | Packaging of high performance system topology for NAND memory systems |
US10884923B2 (en) | 2013-07-27 | 2021-01-05 | Netlist, Inc. | Memory module with local synchronization and method of operation |
US10324841B2 (en) | 2013-07-27 | 2019-06-18 | Netlist, Inc. | Memory module with local synchronization |
US9886379B2 (en) * | 2014-06-27 | 2018-02-06 | Samsung Electronics Co., Ltd. | Solid state driving including nonvolatile memory, random access memory and memory controller |
US20150378885A1 (en) * | 2014-06-27 | 2015-12-31 | Samsung Electronics Co., Ltd. | Solid state driving including nonvolatile memory, random access memory and memory controller |
US10222989B1 (en) | 2015-06-25 | 2019-03-05 | Crossbar, Inc. | Multiple-bank memory device with status feedback for subsets of memory banks |
US10141034B1 (en) | 2015-06-25 | 2018-11-27 | Crossbar, Inc. | Memory apparatus with non-volatile two-terminal memory and expanded, high-speed bus |
US9921763B1 (en) * | 2015-06-25 | 2018-03-20 | Crossbar, Inc. | Multi-bank non-volatile memory apparatus with high-speed bus |
EP3470971A4 (en) * | 2016-08-31 | 2019-08-07 | Huawei Technologies Co., Ltd. | Method, apparatus, and system for accessing memory device |
CN107783727A (en) * | 2016-08-31 | 2018-03-09 | 华为技术有限公司 | A kind of access method of memory device, device and system |
US20190079698A1 (en) * | 2017-09-08 | 2019-03-14 | Samsung Electronics Co., Ltd. | Storage device temporarily suspending internal operation to provide short read response time for read request from host |
US11360711B2 (en) | 2017-09-08 | 2022-06-14 | Samsung Electronics Co., Ltd. | Storage device temporarily suspending internal operation to provide short read response time for read request from host |
US10831405B2 (en) * | 2017-09-08 | 2020-11-10 | Samsung Electronics Co., Ltd. | Storage device temporarily suspending internal operation to provide short read response time for read request from host |
US11200932B2 (en) | 2019-08-07 | 2021-12-14 | Samsung Electronics Co., Ltd. | Non-volatile memory device, controller and memory system |
US11763869B2 (en) | 2019-08-07 | 2023-09-19 | Samsung Electronics Co., Ltd. | Non-volatile memory device, controller and memory system |
Also Published As
Publication number | Publication date |
---|---|
US20130286737A1 (en) | 2013-10-31 |
CN104681072B (en) | 2018-06-05 |
KR20080062174A (en) | 2008-07-03 |
CN101221809A (en) | 2008-07-16 |
CN104681072A (en) | 2015-06-03 |
US9159438B2 (en) | 2015-10-13 |
KR100851545B1 (en) | 2008-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9159438B2 (en) | NAND flash memory having C/A pin and flash memory system including the same | |
US11500770B2 (en) | Memory device controlling including reading from a first memory and writing to a second memory based on timing and control signals | |
US7843758B2 (en) | Multi-chip package flash memory device and method for reading status data therefrom | |
KR100383774B1 (en) | Memory strcutre for improving bus efficiency of system adopting common interface | |
US8320200B2 (en) | Semiconductor storage device and method of reading data therefrom | |
US8286021B2 (en) | Flash memory devices with high data transmission rates and memory systems including such flash memory devices | |
US10489061B2 (en) | Shift read command for performing rank-to-rank transfers in semiconductor memory devices | |
US7966446B2 (en) | Memory system and method having point-to-point link | |
KR102548599B1 (en) | Memory device including buffer-memory and memory module including the same | |
US20060083096A1 (en) | Semiconductor memory device and package thereof, and memory card using the same | |
US8055978B2 (en) | Semiconductor memory system performing data error correction using flag cell array of buffer memory | |
US11657861B2 (en) | Method and system for asynchronous multi-plane independent (AMPI) memory read operation | |
CN111179986A (en) | Method of operating controller for controlling nonvolatile memory device and memory device | |
CN107527649B (en) | Memory device with improved delay and method of operating the same | |
US7969801B2 (en) | Data input circuit and nonvolatile memory device including the same | |
US8335895B2 (en) | System and device having alternative bit organization | |
US7991945B2 (en) | Semiconductor memory device and semiconductor device | |
US7760556B2 (en) | Data path circuit in a flash memory device | |
US20230124660A1 (en) | Semiconductor memory devices and methods of operating the same | |
US11281406B2 (en) | Memory system | |
US20210407566A1 (en) | Semiconductor storage device | |
US8553477B2 (en) | Data interface circuit, nonvolatile memory device including the same and operating method thereof | |
US9230653B2 (en) | Semiconductor memory device | |
US20020141230A1 (en) | Integrated memory chip with a dynamic memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD, KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:IM, JEON TAEK;REEL/FRAME:019370/0903 Effective date: 20070515 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |