US20080246454A1 - Dc/dc converter - Google Patents
Dc/dc converter Download PDFInfo
- Publication number
- US20080246454A1 US20080246454A1 US12/127,542 US12754208A US2008246454A1 US 20080246454 A1 US20080246454 A1 US 20080246454A1 US 12754208 A US12754208 A US 12754208A US 2008246454 A1 US2008246454 A1 US 2008246454A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- output
- circuit
- comparator
- oscillation clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0025—Arrangements for modifying reference values, feedback values or error values in the control loop of a converter
Definitions
- This invention relates to a DC/DC converter which converts an input power supply voltage into a prescribed DC voltage by the turning on and off of a switching device.
- a switching device is provided between a terminal to which a power supply voltage is input and a terminal to which a prescribed DC voltage is to be output, and by turning on and off (closing and opening) this switching device, the prescribed DC voltage is maintained.
- This design affords compactness and high efficiency, and so has come into widespread use (for example, Japanese Patent Laid-open No. 7-336999 and Japanese Patent Laid-open No. 11-332222).
- FIG. 4 A conventional DC/DC converter of this design is shown in FIG. 4 .
- the switching device 114 which is a PMOS transistor, supplies power to the load side from a power supply (VCC), and under prescribed control, that is, by closing and opening the switching device according to the output from a comparator 110 described below, maintains the load-side output (V OUT ) at an output setting voltage.
- a smoothing circuit 115 comprising a coil, capacitor and diode is connected to the switching device 114 , to smooth the voltage from the switching device 114 .
- the load-side output (V OUT ) is voltage-divided by a voltage divider 116 comprising series resistances, and is input to the inversion input terminal of an error amplifier 111 .
- the error amplifier 111 amplifies and outputs the error between the voltage of an error comparison reference power supply 118 and the voltage input to the inversion input terminal.
- the output voltage (V FB ) of the error amplifier 111 is input to the comparator 110 .
- the comparator 110 the output voltage (V FB ) of the error amplifier 111 and a triangular waveform voltage (V S ) are compared, and the output voltage (V C ) passes through a buffer 119 and is input to the gate of the above-mentioned switching device 114 . In this way, the switching device 114 is controlled by a feedback circuit from the load-side output (V OUT ).
- the triangular waveform voltage (V S ) compared with the output voltage (V FB ) of the error amplifier 111 is generated and output by a triangular waveform generator circuit (TRI).
- V FB the output voltage of the error amplifier 111
- V S the triangular waveform voltage
- ⁇ V is the voltage difference from the output voltage (V FB ) of the error amplifier 111 to the turning point of the triangular waveform voltage (V S ), and ⁇ t is the interval over which the triangular waveform voltage (V S ) exceeds the output voltage (V FB ) of the error amplifier 111 .
- the frequency of the triangular waveform voltage (V S ) is between approximately 1 MHz and 2 MHz, and the amplitude is set between approximately 0.5 V and 1.0 V.
- the voltage difference ⁇ V is from 30 mV to 60 mV approximately, and the interval ⁇ t is from 30 nS to 60 nS approximately.
- the comparator is required to have a bandwidth and gain of 33 MHz and 44 dB respectively.
- An object of this invention is to provide a DC/DC converter for which a desired output setting voltage can be obtained for the load-side output (V OUT ), even when there is a large difference between the power supply voltage (VCC) and the output setting voltage of the load-side output (V OUT ).
- a DC/DC converter of this invention comprises: a switching device which, by closing and opening, supplies power from a power supply-side to a load side and maintains the load side at an output setting voltage; an error amplifier which amplifies the difference between the voltage from the load side and an error comparison reference voltage and outputs an output voltage; an oscillator which outputs a oscillation clock; a slope circuit which outputs, in synchronization with the oscillation clock, a sawtooth waveform voltage having a slope beginning before the trailing edge of the oscillation clock (for instance, a slope beginning from the leading edge of the oscillation clock); a comparator which compares the sawtooth waveform voltage of the slope circuit with the output voltage of the error amplifier; and a logic circuit which is set by the trailing edge of the oscillation clock and reset by the comparator output signal, and the above switching device closes and opens according to the output pulse signal of the above logic circuit.
- the DC/DC converter can operate reliably even when the output voltage of the error amplifier undergoes large transient changes.
- FIG. 1 is a circuit diagram of the DC/DC converter according to an embodiment of the present invention
- FIG. 2 is a circuit diagram showing a configuration of the generator of slope voltage thereof
- FIG. 3 is a waveform diagram thereof
- FIG. 4 is a circuit diagram of a DC/DC converter according to a prior art.
- FIG. 5 is a waveform diagram thereof.
- FIG. 1 is a circuit diagram of the DC/DC converter of an embodiment of the present invention. Portions of the component elements of this DC/DC converter 1 are effectively the same as in the conventional DC/DC converter explained above, but the circuit configuration from the output of the comparator 10 to the gate of the switching device 14 , the oscillator circuit (OSC) 13 , and slope circuit (SLOPE) 12 are particularly different.
- OSC oscillator circuit
- SLOPE slope circuit
- the switching device 14 is a PMOS type transistor which supplies power from the power supply side (VCC) to the load side, and which maintains the load-side output (V OUT ) at the output setting voltage through prescribed control, that is, by closing and opening according to the output of the logic circuit 9 described below.
- a smoothing circuit 15 comprising a coil, capacitor and diode is connected to the switching device 14 , and smoothes the voltage from the switching device 14 .
- the voltage divider 16 comprises series resistances, is connected to the load side, that is, to the stage following the smoothing circuit 15 , and divides the load-side voltage, that is, the voltage smoothed by the smoothing circuit 15 ; this voltage is then input to the inversion input terminal of the error amplifier 11 described below.
- the error amplifier 11 amplifies the difference between the error comparison reference voltage input to the non-inversion input terminal from the error comparison reference voltage source 18 and the voltage input to the inversion input terminal, and outputs the result to the inversion input terminal of the comparator 10 , described below, as the output voltage (V FB ).
- the comparator 10 compares the sawtooth waveform voltage (V S ) input to the non-inversion input terminal from the slope circuit (SLOPE) 12 , described below, and the output voltage (V FB ) of the error amplifier 11 , and outputs the result to the reset input terminal R of the next-stage logic circuit (LOGIC) 9 .
- the logic circuit 9 inputs, at the set input terminal S, the oscillation clock (V CLK ) from the oscillator (OSC) 13 , and outputs, from the output terminal Q, the output pulse signal (V D ) to the slope circuit 12 and to the gate of the above-described switching device 14 via the inversion buffer 19 .
- the switching device 14 is controlled by a feedback circuit using the load-side output (V OUT ).
- the sawtooth waveform voltage (V S ) input to the non-inversion input terminal of the above-described comparator 10 is generated as follows.
- the sawtooth waveform voltage (V S ) is generated in the slope circuit 12 in synchronization with the oscillation clock (V CLK ) from the oscillator (OSC) 13 , and is a triangular waveform voltage with one edge sloping asymmetrically. More specifically, as shown in FIG. 3 , the slope circuit 12 generates a voltage (slope voltage) which slopes in synchronization with the leading edge of the oscillation clock (V CLK ), and returns to the original constant voltage in synchronization with the trailing edge of the output pulse signal (V D ) of the logic circuit 9 described below, and repeats this behavior.
- the oscillator (OSC) 13 is set to an oscillation clock (V CLK ) frequency of approximately 2 MHz (period 500 nS), and the pulse width (high level width) is set to approximately 100 nS, so that the duty factor is low.
- V CLK oscillation clock
- the pulse width high level width
- the generator of a slope voltage in the slope circuit 12 is configured as in FIG. 2 . That is, this generator comprises a one-shot circuit 51 which receives the oscillation clock (V CLK ) and generates a one-shot pulse synchronized with the leading edge of the oscillation clock; an NPN transistor 52 which is turned on only during the interval of a one-shot pulse; a constant current source 54 connected to the output of the NPN transistor 52 ; a capacitor 56 ; a PNP transistor 53 , the base of which is connected to the output of the transistor 52 , and from the emitter of which a slope voltage is output; and a constant current source 55 connected to the PNP transistor 53 .
- This generator is a simple example of generation of a slope voltage, and a detailed explanation of the operation is omitted; but a circuit with a different configuration may be used to obtain similar functions.
- the above-described logic circuit 9 is set by the trailing edge of the oscillation clock (V CLK ) and is reset by the output signal (V C ), to output the output pulse signal (V D ), as shown in FIG. 3 .
- This delay time depends on the circuit configuration, manufacturing process and similar of the comparator 10 , but in this embodiment is approximately 50 nS. Due to this delayed output signal (V C ), the output pulse signal (V D ) of the logic circuit 9 , already in the set state, is reset. By this means, the switching device 14 changes from the on state to the off state, and the sawtooth waveform voltage (V S ) of the slope circuit (SLOPE) 12 returns to the original constant voltage.
- the delay time of the comparator 10 is approximately 50 nS, and the pulse width of the oscillation clock (V CLK ) is approximately 100 nS, so that there is the possibility that the reset input may be input before the set input in the logic circuit 9 .
- the output pulse signal (V D ) is not output, but because feedback is applied from the load-side output (V OUT ), the output voltage (V FB ) of the error amplifier 11 rises.
- the pulse width of the oscillation clock (V CLK ) can also be altered. That is, as explained above, the delay time of the comparator 10 changes according to the circuit configuration, manufacturing processes and similar, and the pulse width of the oscillation clock (V CLK ) is changed together with this delay time. However, if the pulse width of the oscillation clock (V CLK ) is small compared with the delay time of the comparator 10 , a minimum fixed interval occurs between the set input and reset input in the logic circuit 9 . As a result, the voltage extremely low compared with the power supply voltage (vcc) cannot be the output setting voltage.
- the pulse width of the oscillation clock (V CLK ) is large, because the logic circuit 9 does not output an output pulse signal (V D ) during the interval of this pulse width, the upper limit to the width of the output pulse signal (V D ) is reduced, and the load-side output (V OUT ) cannot be set to a high output setting voltage. Hence the pulse width of the oscillation clock (V CLK ) must be set taking these matters into consideration.
- the logic circuit 9 of this embodiment may be forcibly reset at the leading edge of the latter pulse.
- the switching device 14 in this embodiment is a PMOS transistor, but this may be replaced with an NMOS transistor, in which case the buffer 19 should be a non-inversion buffer.
- V S sawtooth waveform voltage
- step-down DC/DC converter The case of a step-down DC/DC converter was explained in this embodiment; but by changing the configurations and connections of the switching device 14 , smoothing circuit and similar, a step-up DC/DC converter can be constructed.
Abstract
A DC/DC converter is supplied such that the desired output setting voltage can be obtained as the load-side output, even when the difference between the power supply voltage and the output setting voltage of the load-side output is large. This DC/DC converter comprises a switching device, a voltage divider, an error amplifier, an oscillator which outputs a oscillation clock, a slope circuit which receives the oscillation clock and outputs a sawtooth waveform voltage having a slope which begins at the leading edge of the oscillation clock, a comparator which compares the sawtooth waveform voltage and the output voltage of the error amplifier, and a logic circuit which is set by the trailing edge of the oscillation clock, and is reset by the output of the comparator.
Description
- 1. Field of the Invention
- This invention relates to a DC/DC converter which converts an input power supply voltage into a prescribed DC voltage by the turning on and off of a switching device.
- 2. Description of the Related Art
- As one design for a DC/DC converter, a switching device is provided between a terminal to which a power supply voltage is input and a terminal to which a prescribed DC voltage is to be output, and by turning on and off (closing and opening) this switching device, the prescribed DC voltage is maintained. This design affords compactness and high efficiency, and so has come into widespread use (for example, Japanese Patent Laid-open No. 7-336999 and Japanese Patent Laid-open No. 11-332222).
- A conventional DC/DC converter of this design is shown in
FIG. 4 . In the DC/DC converter 101, theswitching device 114, which is a PMOS transistor, supplies power to the load side from a power supply (VCC), and under prescribed control, that is, by closing and opening the switching device according to the output from a comparator 110 described below, maintains the load-side output (VOUT) at an output setting voltage. Asmoothing circuit 115 comprising a coil, capacitor and diode is connected to theswitching device 114, to smooth the voltage from theswitching device 114. The load-side output (VOUT) is voltage-divided by avoltage divider 116 comprising series resistances, and is input to the inversion input terminal of anerror amplifier 111. Theerror amplifier 111 amplifies and outputs the error between the voltage of an error comparison reference power supply 118 and the voltage input to the inversion input terminal. The output voltage (VFB) of theerror amplifier 111 is input to the comparator 110. In the comparator 110, the output voltage (VFB) of theerror amplifier 111 and a triangular waveform voltage (VS) are compared, and the output voltage (VC) passes through abuffer 119 and is input to the gate of the above-mentionedswitching device 114. In this way, theswitching device 114 is controlled by a feedback circuit from the load-side output (VOUT). - In the comparator 110, the triangular waveform voltage (VS) compared with the output voltage (VFB) of the
error amplifier 111 is generated and output by a triangular waveform generator circuit (TRI). - If the output voltage (VFB) of the
error amplifier 111 is higher than the triangular waveform voltage (VS), then a low level voltage is output from the comparator 110 and passes through thebuffer 119, and a low level voltage is input to the gate of theswitching device 114. As a result, theswitching device 114 is closed (turned on). - Conversely, if the output voltage (VFB) of the
error amplifier 111 is lower than the triangular waveform voltage (VS), then a high level voltage is output from the comparator 11C and passes through thebuffer 119, and a high level voltage is input to the gate of theswitching device 114. As a result, theswitching device 114 is opened (turned off). - In this way, in the above DC/
DC converter 101 the output voltage (VFB) of theerror amplifier 111 and the triangular waveform voltage (VS) are compared by the comparator 11C. In this DC/DC converter 101, when the difference between the power supply voltage (VCC) and the output setting voltage of the load-side output (VOUT) is large, that is, when the output setting voltage is set to an extremely low voltage compared with the power supply voltage (VCC), there is an output voltage (VFB) of theerror amplifier 111 near the turning point of the triangular waveform voltage (VS), and these are compared by the comparator 110. InFIG. 5 , ΔV is the voltage difference from the output voltage (VFB) of theerror amplifier 111 to the turning point of the triangular waveform voltage (VS), and Δt is the interval over which the triangular waveform voltage (VS) exceeds the output voltage (VFB) of theerror amplifier 111. The frequency of the triangular waveform voltage (VS) is between approximately 1 MHz and 2 MHz, and the amplitude is set between approximately 0.5 V and 1.0 V. - If, for example, the power supply voltage (VCC) is 20 V and the output setting voltage is to be set to 1.2 V, the voltage difference ΔV is from 30 mV to 60 mV approximately, and the interval Δt is from 30 nS to 60 nS approximately. Hence with the conditions that the voltage difference ΔV is 30 mV and the interval Δt is 30 nS, for a 5 V output, the comparator is required to have a bandwidth and gain of 33 MHz and 44 dB respectively.
- However, although such a high-performance comparator may conceivably be realizable as a single product adopting the most advanced processes, the price would be extremely high. Moreover, when integrated with other component portions as a semiconductor integrated circuit, in addition to the high costs of the semiconductor integrated circuit, problems would be posed by the consumption current, occurrence of noise, manufacturing processes and similar. Hence for practical purposes it is thought to be impossible to realize a DC/DC converter comprising such a comparator.
- On the other hand, if an ordinary comparator is used under the above conditions, because of the comparator delay pulses are not output and the desired output setting voltage cannot be obtained for the load-side output (VOUT). That is, the pulse output of an ordinary comparator is thought to be limited to approximately 100 nS, and output of pulses shorter than this is not possible.
- An object of this invention is to provide a DC/DC converter for which a desired output setting voltage can be obtained for the load-side output (VOUT), even when there is a large difference between the power supply voltage (VCC) and the output setting voltage of the load-side output (VOUT).
- In order to attain the above object, a DC/DC converter of this invention comprises: a switching device which, by closing and opening, supplies power from a power supply-side to a load side and maintains the load side at an output setting voltage; an error amplifier which amplifies the difference between the voltage from the load side and an error comparison reference voltage and outputs an output voltage; an oscillator which outputs a oscillation clock; a slope circuit which outputs, in synchronization with the oscillation clock, a sawtooth waveform voltage having a slope beginning before the trailing edge of the oscillation clock (for instance, a slope beginning from the leading edge of the oscillation clock); a comparator which compares the sawtooth waveform voltage of the slope circuit with the output voltage of the error amplifier; and a logic circuit which is set by the trailing edge of the oscillation clock and reset by the comparator output signal, and the above switching device closes and opens according to the output pulse signal of the above logic circuit.
- By means of this DC/DC converter, even when the difference between the power supply voltage (VCC) and the output setting voltage of the load-side output (VOUT) is large, the desired output setting voltage can be obtained regardless of the comparator delay time.
- Further, if in this DC/DC converter the above logic circuit is reset by the leading edge of the above oscillation clock as well, the DC/DC converter can operate reliably even when the output voltage of the error amplifier undergoes large transient changes.
-
FIG. 1 is a circuit diagram of the DC/DC converter according to an embodiment of the present invention; -
FIG. 2 is a circuit diagram showing a configuration of the generator of slope voltage thereof; -
FIG. 3 is a waveform diagram thereof; -
FIG. 4 is a circuit diagram of a DC/DC converter according to a prior art; and, -
FIG. 5 is a waveform diagram thereof. - Below, embodiments of the present invention are explained, referring to the drawings.
FIG. 1 is a circuit diagram of the DC/DC converter of an embodiment of the present invention. Portions of the component elements of this DC/DC converter 1 are effectively the same as in the conventional DC/DC converter explained above, but the circuit configuration from the output of thecomparator 10 to the gate of theswitching device 14, the oscillator circuit (OSC) 13, and slope circuit (SLOPE) 12 are particularly different. - In the DC/
DC converter 1, theswitching device 14 is a PMOS type transistor which supplies power from the power supply side (VCC) to the load side, and which maintains the load-side output (VOUT) at the output setting voltage through prescribed control, that is, by closing and opening according to the output of thelogic circuit 9 described below. Asmoothing circuit 15 comprising a coil, capacitor and diode is connected to theswitching device 14, and smoothes the voltage from theswitching device 14. Thevoltage divider 16 comprises series resistances, is connected to the load side, that is, to the stage following thesmoothing circuit 15, and divides the load-side voltage, that is, the voltage smoothed by thesmoothing circuit 15; this voltage is then input to the inversion input terminal of theerror amplifier 11 described below. - The
error amplifier 11 amplifies the difference between the error comparison reference voltage input to the non-inversion input terminal from the error comparisonreference voltage source 18 and the voltage input to the inversion input terminal, and outputs the result to the inversion input terminal of thecomparator 10, described below, as the output voltage (VFB). Thecomparator 10 compares the sawtooth waveform voltage (VS) input to the non-inversion input terminal from the slope circuit (SLOPE) 12, described below, and the output voltage (VFB) of theerror amplifier 11, and outputs the result to the reset input terminal R of the next-stage logic circuit (LOGIC) 9. Thelogic circuit 9 inputs, at the set input terminal S, the oscillation clock (VCLK) from the oscillator (OSC) 13, and outputs, from the output terminal Q, the output pulse signal (VD) to theslope circuit 12 and to the gate of the above-describedswitching device 14 via theinversion buffer 19. In this way, theswitching device 14 is controlled by a feedback circuit using the load-side output (VOUT). - The sawtooth waveform voltage (VS) input to the non-inversion input terminal of the above-described
comparator 10 is generated as follows. The sawtooth waveform voltage (VS) is generated in theslope circuit 12 in synchronization with the oscillation clock (VCLK) from the oscillator (OSC) 13, and is a triangular waveform voltage with one edge sloping asymmetrically. More specifically, as shown inFIG. 3 , theslope circuit 12 generates a voltage (slope voltage) which slopes in synchronization with the leading edge of the oscillation clock (VCLK), and returns to the original constant voltage in synchronization with the trailing edge of the output pulse signal (VD) of thelogic circuit 9 described below, and repeats this behavior. - Here the oscillator (OSC) 13 is set to an oscillation clock (VCLK) frequency of approximately 2 MHz (period 500 nS), and the pulse width (high level width) is set to approximately 100 nS, so that the duty factor is low.
- The generator of a slope voltage in the
slope circuit 12 is configured as inFIG. 2 . That is, this generator comprises a one-shot circuit 51 which receives the oscillation clock (VCLK) and generates a one-shot pulse synchronized with the leading edge of the oscillation clock; anNPN transistor 52 which is turned on only during the interval of a one-shot pulse; a constantcurrent source 54 connected to the output of theNPN transistor 52; acapacitor 56; aPNP transistor 53, the base of which is connected to the output of thetransistor 52, and from the emitter of which a slope voltage is output; and a constantcurrent source 55 connected to thePNP transistor 53. This generator is a simple example of generation of a slope voltage, and a detailed explanation of the operation is omitted; but a circuit with a different configuration may be used to obtain similar functions. - As a result of input of the output signal (VC) of the
comparator 10 to the reset input terminal R and of the oscillation clock (VCLK) of theoscillator 13 to the set input terminal S, the above-describedlogic circuit 9 is set by the trailing edge of the oscillation clock (VCLK) and is reset by the output signal (VC), to output the output pulse signal (VD), as shown inFIG. 3 . - Next, specific operation is explained, focusing on the
comparator 10 andlogic circuit 9. - In the state in which the sawtooth waveform voltage (VS) is lower than the output voltage (VFB) of the
error amplifier 11, the output signal (VC) of thecomparator 10 is at low level, but when the sawtooth waveform voltage (VS) becomes higher than the output voltage (VFB) of theerror amplifier 11, the output signal (VC) of thecomparator 10 changes to high level. Here, similarly to the explanation of the example of the prior art, a constant delay occurs from the time at which the sawtooth waveform voltage (VS) becomes higher than the output voltage (VFB) of theerror amplifier 11, until the output signal (VC) of thecomparator 10 changes to high level. This delay time depends on the circuit configuration, manufacturing process and similar of thecomparator 10, but in this embodiment is approximately 50 nS. Due to this delayed output signal (VC), the output pulse signal (VD) of thelogic circuit 9, already in the set state, is reset. By this means, the switchingdevice 14 changes from the on state to the off state, and the sawtooth waveform voltage (VS) of the slope circuit (SLOPE) 12 returns to the original constant voltage. - When the output setting voltage is extremely low compared with the power supply voltage (VCC), after beginning to rise the sawtooth waveform voltage (VS) reaches the output voltage (VFB) of the
error amplifier 11 comparatively quickly. As stated above, the delay time of thecomparator 10 is approximately 50 nS, and the pulse width of the oscillation clock (VCLK) is approximately 100 nS, so that there is the possibility that the reset input may be input before the set input in thelogic circuit 9. In this case, the output pulse signal (VD) is not output, but because feedback is applied from the load-side output (VOUT), the output voltage (VFB) of theerror amplifier 11 rises. And, in thelogic circuit 9 the reset input is delayed, and the reset input is input after the set input. In this way an output pulse signal (VD) is output from thelogic circuit 9, and the load-side output (VOUT) is maintained at the prescribed low output setting voltage. - Hence even when the power supply voltage (VCC) is 20 V and the output setting voltage is to be set to 1.2 V, an output pulse signal (VD) with short width is output from the
logic circuit 9, and the load-side output (VOUT) is maintained at 1.2 V. - Conversely, when the output setting voltage is set to a comparatively high value (when the output setting voltage is set to close to the power supply voltage (VCC)), the output voltage (VFB) of the
error amplifier 11 rises, and the sawtooth waveform voltage (VS) rises together with this. As a result, the width of the output pulse signal (VD) output by thelogic circuit 9 is increased, the turn-on interval of theswitching device 14 is lengthened, and the load-side output (VOUT) is maintained at the prescribed high output setting voltage. - In a modified example of this embodiment, the pulse width of the oscillation clock (VCLK) can also be altered. That is, as explained above, the delay time of the
comparator 10 changes according to the circuit configuration, manufacturing processes and similar, and the pulse width of the oscillation clock (VCLK) is changed together with this delay time. However, if the pulse width of the oscillation clock (VCLK) is small compared with the delay time of thecomparator 10, a minimum fixed interval occurs between the set input and reset input in thelogic circuit 9. As a result, the voltage extremely low compared with the power supply voltage (vcc) cannot be the output setting voltage. If, on the other hard, the pulse width of the oscillation clock (VCLK) is large, because thelogic circuit 9 does not output an output pulse signal (VD) during the interval of this pulse width, the upper limit to the width of the output pulse signal (VD) is reduced, and the load-side output (VOUT) cannot be set to a high output setting voltage. Hence the pulse width of the oscillation clock (VCLK) must be set taking these matters into consideration. - As a further modified example of this embodiment, when there is the set input of the pulse of the oscillation clock (VCLK) from the
oscillator 13 and moreover there is the input of the next pulse, thelogic circuit 9 of this embodiment may be forcibly reset at the leading edge of the latter pulse. By this means, even when there is no reset input of the output signal (VC) of thecomparator 10, the sawtooth waveform voltage (VS) of theslope circuit 12 can be raised to the original constant voltage. This enables accommodation of cases which may occur in which, under transient circumstances such as changes in the power supply voltage (VCC), the output voltage (VFB) of theerror amplifier 11 is too high and there is no reset input of the output signal (VC) of thecomparator 10 to thelogic circuit 9. - The switching
device 14 in this embodiment is a PMOS transistor, but this may be replaced with an NMOS transistor, in which case thebuffer 19 should be a non-inversion buffer. - If the sawtooth waveform voltage (VS) of the
slope circuit 12 is such that after reset of thelogic circuit 9 the slope voltage is returned as quickly as possible to the original constant voltage, then the applicable range of the output setting voltage can be broadened; but an appropriate gradient should be chosen when returning to the original constant voltage, according to noise levels, the circuit configuration and similar. - The case of a step-down DC/DC converter was explained in this embodiment; but by changing the configurations and connections of the
switching device 14, smoothing circuit and similar, a step-up DC/DC converter can be constructed. - The DC/DC converters according to the embodiments of the present invention were described above, but the present invention is not limited to these embodiments, and design thereof can be changed in various ways within the scope of the matters stated in the Claims.
Claims (10)
- 5-13. (canceled)
- 14. A DC/DC converter, comprising:a switching device which, by closing and opening, supplies power from a power-supply side to a load side, and maintains the load side at an output setting voltage;an oscillator which outputs a oscillation clock;a slope circuit which generates a voltage in synchronization with a leading edge of said oscillation clock;a comparator which compares the voltage of the slope circuit with a voltage based on the load side voltage, anda logic circuit which is set in synchronization with a trailing edge of the oscillation clock and reset by an output of the comparator,wherein said switching device closes and opens according to the output pulse signal from said logic circuit.
- 15. The DC/DC converter according to
claim 14 , wherein the voltage of the slope circuit is a sawtooth waveform voltage. - 16. The DC/DC converter according to
claim 14 , wherein the voltage from the load side is acquired by dividing the load side voltage by a voltage divider. - 17. The DC/DC converter according to
claim 14 , further comprising an error amplifier which amplifies the error between the voltage from the load side and an error comparison reference voltage. - 18. The DC/DC converter according to
claim 14 , wherein the signal that resets logic circuit is delayed according to the output of the error amplifier. - 19. The DC/DC converter according to
claim 14 , further comprising a smoothing circuit connected to the switching device. - 20. The DC/DC converter according to
claim 19 , wherein the smoothing circuit includes a diode, an inductor and a capacitor. - 21. The DC/DC converter according to
claim 14 , wherein upon reset of the logic circuit, the sawtooth waveform voltage is returned to an original constant voltage. - 22. The DC/DC converter according to
claim 14 , wherein said slope circuit includes a one-shot circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/127,542 US20080246454A1 (en) | 2003-06-19 | 2008-05-27 | Dc/dc converter |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003-174556 | 2003-06-19 | ||
JP2003174556A JP4305738B2 (en) | 2003-06-19 | 2003-06-19 | DC / DC converter |
US10/869,867 US7215104B2 (en) | 2003-06-19 | 2004-06-18 | DC/DC converter |
US11/730,790 US7378825B2 (en) | 2003-06-19 | 2007-04-04 | DC/DC converter |
US12/127,542 US20080246454A1 (en) | 2003-06-19 | 2008-05-27 | Dc/dc converter |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/730,790 Continuation US7378825B2 (en) | 2003-06-19 | 2007-04-04 | DC/DC converter |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080246454A1 true US20080246454A1 (en) | 2008-10-09 |
Family
ID=33516208
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/869,867 Expired - Fee Related US7215104B2 (en) | 2003-06-19 | 2004-06-18 | DC/DC converter |
US11/730,790 Expired - Fee Related US7378825B2 (en) | 2003-06-19 | 2007-04-04 | DC/DC converter |
US12/127,542 Abandoned US20080246454A1 (en) | 2003-06-19 | 2008-05-27 | Dc/dc converter |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/869,867 Expired - Fee Related US7215104B2 (en) | 2003-06-19 | 2004-06-18 | DC/DC converter |
US11/730,790 Expired - Fee Related US7378825B2 (en) | 2003-06-19 | 2007-04-04 | DC/DC converter |
Country Status (5)
Country | Link |
---|---|
US (3) | US7215104B2 (en) |
JP (1) | JP4305738B2 (en) |
KR (1) | KR20040111177A (en) |
CN (1) | CN100380794C (en) |
TW (1) | TWI328332B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130099760A1 (en) * | 2010-06-14 | 2013-04-25 | Onamba Co., Ltd. | Direct-current stabilized power supply device |
US20140042825A1 (en) * | 2011-04-08 | 2014-02-13 | Agency For Defense Development | Switch for generating long pulse voltage and apparatus for generating long pulse current |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7400127B2 (en) * | 2005-05-23 | 2008-07-15 | Semiconductor Components Industries, L.L.C. | Method for regulating an output signal and circuit therefor |
US7378822B2 (en) * | 2005-11-17 | 2008-05-27 | Linear Technology Corporation | Switching regulator slope compensation generator circuit |
US7321203B2 (en) * | 2006-03-13 | 2008-01-22 | Linear Technology Corporation | LED dimming control technique for increasing the maximum PWM dimming ratio and avoiding LED flicker |
JP4836624B2 (en) * | 2006-03-23 | 2011-12-14 | 株式会社リコー | Switching regulator |
FR2904157B1 (en) * | 2006-07-24 | 2008-12-05 | Valeo Sys Controle Moteur Sas | POWER SUPPLY CIRCUIT OF A CONTROL MODULE HAVING TWO POWER MODES |
US7881147B2 (en) * | 2007-05-31 | 2011-02-01 | Qualcomm Incorporated | Clock and control signal generation for high performance memory devices |
CN100525029C (en) * | 2007-10-29 | 2009-08-05 | 成都市华为赛门铁克科技有限公司 | DC power supply switch and realizing method thereof |
EP2293423B1 (en) | 2009-08-28 | 2012-10-10 | Nxp B.V. | Power supply and DC-DC conversion |
JP5043989B2 (en) * | 2010-06-16 | 2012-10-10 | Tdkラムダ株式会社 | Light emitting element driving device |
US9107257B2 (en) | 2011-02-24 | 2015-08-11 | Osram Sylvania Inc. | Adaptive frequency control to change a light output level |
KR102128574B1 (en) | 2013-10-30 | 2020-06-30 | 에스케이텔레콤 주식회사 | Dc-dc converter |
JP6145038B2 (en) * | 2013-12-26 | 2017-06-07 | 株式会社東芝 | DC-DC converter and semiconductor integrated circuit |
JP6456673B2 (en) * | 2014-12-16 | 2019-01-23 | ローム株式会社 | Switching power supply |
US10063143B1 (en) * | 2017-02-24 | 2018-08-28 | Texas Instruments Incorporated | Fixed frequency DC-DC converter |
JP2018152984A (en) * | 2017-03-13 | 2018-09-27 | 株式会社デンソー | Switching power supply |
JP6666380B2 (en) * | 2018-05-01 | 2020-03-13 | ファナック株式会社 | Absolute encoder |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5436550A (en) * | 1993-01-22 | 1995-07-25 | Tokyo, Inc. | AC-DC converter having saw-tooth wave generating circuit in active filter |
US6194883B1 (en) * | 1998-03-31 | 2001-02-27 | Fujitsu Limited | Power supply apparatus and method of controlling power supply circuit |
US6246222B1 (en) * | 2000-08-30 | 2001-06-12 | National Semiconductor Corporation | Switching DC-to-DC converter and conversion method with rotation of control signal channels relative to paralleled power channels |
US6342822B1 (en) * | 2000-11-28 | 2002-01-29 | Fairchild Semiconductor Corporation | Method and apparatus for implementing improved pulse width modulation |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3251770B2 (en) | 1994-06-02 | 2002-01-28 | ローム株式会社 | Power supply circuit for semiconductor integrated circuit |
JP3467679B2 (en) | 1998-05-11 | 2003-11-17 | 株式会社豊田自動織機 | DC / DC converter |
-
2003
- 2003-06-19 JP JP2003174556A patent/JP4305738B2/en not_active Expired - Fee Related
-
2004
- 2004-06-02 TW TW093115749A patent/TWI328332B/en not_active IP Right Cessation
- 2004-06-18 US US10/869,867 patent/US7215104B2/en not_active Expired - Fee Related
- 2004-06-18 CN CNB2004100593357A patent/CN100380794C/en not_active Expired - Fee Related
- 2004-06-18 KR KR1020040045616A patent/KR20040111177A/en not_active Application Discontinuation
-
2007
- 2007-04-04 US US11/730,790 patent/US7378825B2/en not_active Expired - Fee Related
-
2008
- 2008-05-27 US US12/127,542 patent/US20080246454A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5436550A (en) * | 1993-01-22 | 1995-07-25 | Tokyo, Inc. | AC-DC converter having saw-tooth wave generating circuit in active filter |
US6194883B1 (en) * | 1998-03-31 | 2001-02-27 | Fujitsu Limited | Power supply apparatus and method of controlling power supply circuit |
US6246222B1 (en) * | 2000-08-30 | 2001-06-12 | National Semiconductor Corporation | Switching DC-to-DC converter and conversion method with rotation of control signal channels relative to paralleled power channels |
US6342822B1 (en) * | 2000-11-28 | 2002-01-29 | Fairchild Semiconductor Corporation | Method and apparatus for implementing improved pulse width modulation |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130099760A1 (en) * | 2010-06-14 | 2013-04-25 | Onamba Co., Ltd. | Direct-current stabilized power supply device |
US9007038B2 (en) * | 2010-06-14 | 2015-04-14 | Onamba Co., Ltd. | Direct-current stabilized power supply device |
US20140042825A1 (en) * | 2011-04-08 | 2014-02-13 | Agency For Defense Development | Switch for generating long pulse voltage and apparatus for generating long pulse current |
Also Published As
Publication number | Publication date |
---|---|
JP4305738B2 (en) | 2009-07-29 |
TWI328332B (en) | 2010-08-01 |
US7215104B2 (en) | 2007-05-08 |
US7378825B2 (en) | 2008-05-27 |
US20070182393A1 (en) | 2007-08-09 |
US20040257057A1 (en) | 2004-12-23 |
KR20040111177A (en) | 2004-12-31 |
JP2005012921A (en) | 2005-01-13 |
CN100380794C (en) | 2008-04-09 |
TW200503394A (en) | 2005-01-16 |
CN1574578A (en) | 2005-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7378825B2 (en) | DC/DC converter | |
US8193798B1 (en) | Buck regulators with adjustable clock frequency to achieve dropout voltage reduction | |
US8134348B2 (en) | DC-DC converter | |
US7453287B2 (en) | Switching power-supply circuit and semiconductor integrated circuit | |
US9484800B2 (en) | Soft-start circuit for switching regulator | |
US6288524B1 (en) | DC/DC converter and a controlling circuit thereof | |
US7759917B2 (en) | Power supply unit and portable apparatus using the same | |
US9444342B2 (en) | Clocked pulse frequency modulation buck DC-to-DC converter | |
US5247239A (en) | Dual dc/dc voltage converter power system | |
US7193401B1 (en) | Control circuit and control method for DC-DC converter | |
US7109688B1 (en) | Apparatus and method for monotonic start up of a synchronous switching regulator | |
US9979288B2 (en) | Switching mode power supply with adaptive frequency | |
US7619395B2 (en) | End-point prediction scheme for voltage regulators | |
US20070109825A1 (en) | Adaptive pwm pulse positioning for fast transient response | |
US20110101946A1 (en) | Voltage converters | |
US7932709B1 (en) | Stable high efficiency step-up voltage regulator with fast transient response and ultra low output voltage ripple | |
US6369555B2 (en) | Integrated low ripple, high frequency hysteretic controller for DC-DC converters | |
CN111200357B (en) | SMPS power-on with economizer | |
US7560916B2 (en) | Voltage-locked loop | |
US8164319B2 (en) | System and method for adapting clocking pulse widths for DC-to-DC converters | |
US11264977B1 (en) | Zero-crossing detector for DC-DC converter systems and methods | |
US11509222B2 (en) | Voltage converter with loop control | |
US20120105035A1 (en) | Buck Circuit Having Fast Transient Response Mechanism and Operation of the Same | |
CN113507209B (en) | Pulse width modulation DC-DC converter, control method and electronic equipment | |
US11509210B1 (en) | Frequency synchronization for a voltage converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |