US20080311738A1 - Method of forming an interconnect joint - Google Patents
Method of forming an interconnect joint Download PDFInfo
- Publication number
- US20080311738A1 US20080311738A1 US11/764,247 US76424707A US2008311738A1 US 20080311738 A1 US20080311738 A1 US 20080311738A1 US 76424707 A US76424707 A US 76424707A US 2008311738 A1 US2008311738 A1 US 2008311738A1
- Authority
- US
- United States
- Prior art keywords
- metal layer
- metal
- film
- organic molecules
- metal particles
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/292—Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29344—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29347—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29363—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/29364—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29363—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/29369—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1131—Sintering, i.e. fusing of metal particles to achieve or improve electrical conductivity
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/12—Using specific substances
- H05K2203/122—Organic non-polymeric compounds, e.g. oil, wax, thiol
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/102—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by bonding of conductive powder, i.e. metallic powder
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12014—All metal or with adjacent metals having metal particles
- Y10T428/12028—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, etc.]
- Y10T428/12063—Nonparticulate metal component
- Y10T428/12104—Particles discontinuous
- Y10T428/12111—Separated by nonmetal matrix or binder [e.g., welding electrode, etc.]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/25—Web or sheet containing structurally defined element or component and including a second component containing structurally defined particles
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/25—Web or sheet containing structurally defined element or component and including a second component containing structurally defined particles
- Y10T428/256—Heavy metal or aluminum or compound thereof
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A method of forming an interconnect joint includes providing a first metal layer (210, 310), providing a film (220, 320) including metal particles (221, 321) and organic molecules (222, 322), placing the film over the first metal layer, placing a second metal layer (230, 330) over the film, and sintering the metal particles such that the organic molecules degrade and the first metal layer and the second metal layer are joined together.
Description
- The disclosed embodiments of the invention relate generally to interconnect technology in microelectronic products, and relate more particularly to interconnect joints that may be formed at low temperatures.
- The computer industry uses integrated circuit dies contained in microelectronic packages and connected to other components of a computer system. In order to function properly a die must be physically, electrically, and thermally connected to its packaging, and a microelectronic package must be similarly connected to a motherboard or another system component. Such connections are frequently accomplished using a metallic bonding solution employing lead-free solder based on tin, indium, or a similar material. Conventional soldering techniques involve melting and therefore require high-temperature excursions, the magnitude of which depend on the melting point of the solder. These high temperature excursions lead to high levels of thermal stress in the solder interconnect joints, and this in turn often results in an interconnect joint that is weak, has low stiffness, tends to crack, and has other reliability problems. The high temperatures also are incompatible with a wide variety of materials whose use would be desirable in microelectronics technology. Moreover, solder-based interconnect joints are relatively expensive due to the expense of the solder material.
- Low-melting point solders, such as tin-bismuth, do exist, but interconnect joints formed from these materials suffer from their own reliability issues that significantly limit their usefulness. Accordingly there exists a need for an interconnect joint that may be formed at temperatures significantly lower than temperatures required by existing technologies, thus lowering the stresses experienced by the package (and thereby reducing the occurrence of many stress-related package failures), enabling the use of a variety of low-temperature materials, and providing a larger process window for other package materials.
- The disclosed embodiments will be better understood from a reading of the following detailed description, taken in conjunction with the accompanying figures in the drawings in which:
-
FIG. 1 is a flowchart illustrating a method of forming an interconnect joint according to an embodiment of the invention; -
FIG. 2 is a schematic representation of an interconnect joint at a particular point in its manufacturing process according to an embodiment of the invention; -
FIG. 3 is a schematic representation of an interconnect joint at a particular point in its manufacturing process according to a different embodiment of the invention; and -
FIG. 4 is a schematic representation of an interconnect joint at a different point in its manufacturing process according to an embodiment of the invention. - For simplicity and clarity of illustration, the drawing figures illustrate the general manner of construction, and descriptions and details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the discussion of the described embodiments of the invention. Additionally, elements in the drawing figures are not necessarily drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve understanding of embodiments of the present invention. The same reference numerals in different figures denote the same elements.
- The terms “first,” “second,” “third,” “fourth,” and the like in the description and in the claims, if any, are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in sequences other than those illustrated or otherwise described herein. Similarly, if a method is described herein as comprising a series of steps, the order of such steps as presented herein is not necessarily the only order in which such steps may be performed, and certain of the stated steps may possibly be omitted and/or certain other steps not described herein may possibly be added to the method. Furthermore, the terms “comprise,” “include,” “have,” and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements is not necessarily limited to those elements, but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.
- The terms “left,” “right,” “front,” “back,” “top,” “bottom,” “over,” “under,” and the like in the description and in the claims, if any, are used for descriptive purposes and not necessarily for describing permanent relative positions. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein. The term “coupled,” as used herein, is defined as directly or indirectly connected in an electrical or non-electrical manner. Objects described herein as being “adjacent to” each other may be in physical contact with each other, in close proximity to each other, or in the same general region or area as each other, as appropriate for the context in which the phrase is used. Occurrences of the phrase “in one embodiment” herein do not necessarily all refer to the same embodiment.
- In one embodiment of the invention, a method of forming an interconnect joint comprises providing a first metal layer, providing a film comprising metal particles and organic molecules, placing the film over the first metal layer, placing a second metal layer over the film, and sintering the metal particles such that the organic molecules degrade and the first metal layer and the second metal layer are joined together.
- Embodiments of the invention enable the formation of an interconnect joint at temperatures significantly lower than those required by existing technologies. Such an interconnect joint experiences reduced stress (and therefore less frequent failure), enables the use of a variety of low-temperature materials, and provides a larger process window for other package materials.
- Referring now to the drawings,
FIG. 1 is a flowchart illustrating amethod 100 of forming an interconnect joint according to an embodiment of the invention. Astep 110 ofmethod 100 is to provide a first metal layer. As an example, the first metal layer can be similar to ametal layer 210, shown inFIG. 2 . -
FIG. 2 is a schematic representation of aninterconnect joint 200 at a particular point in its manufacturing process according to an embodiment of the invention. As illustrated inFIG. 2 ,interconnect joint 200 comprisesmetal layer 210 and further comprises afilm 220 overmetal layer 210 and ametal layer 230 overfilm 220.Film 220 comprisesmetal particles 221 andorganic molecules 222. In the illustrated embodiment,film 220 comprises multiple layers of metal particles alternating with multiple layers of organic molecules. In a different embodiment,film 220 can comprise just a single layer of metal particles and a single layer of organic molecules. - As an example,
metal layers metal particles 221 can be particles of gold, silver, platinum, palladium, and copper. More generally,metal particles 221 can be formed from any metal that can be made into reasonably small particles, e.g., particles that, in one embodiment, range from approximately 2-5 nanometers (nm) to approximately 2-5 micrometers (μm) in size. In a particular embodiment,metal particles 221 range from approximately 15 nm to approximately 20 nm in size. - In one embodiment,
organic molecules 222 can be molecules such as mercaptoethanol, ethanedithiol, ethanediol, butanedithiol, butanediol, hexanedithiol, ethane diamine, butane diamine, alkyldisulfide, and combinations of the foregoing or like molecules, as well as alcohols, amines such as 1-amino-4-hydroxy-butane, or the like. - Each of
organic molecules 222 can comprise a first group and a second group, both of which have an affinity for metals. As an example, the first group and the second group can be one of thiol, amine, hydroxyl, carboxyl, or the like. More generally, any molecule of the form: - may be used, where n=1, 2, 3, . . . and X, Y represent the groups having affinity for metals. As an example, group Y may be a group having an affinity for the particular metal making up
metal layer 210 and group X may be a group having an affinity for the particular metal making upmetal layer 230. Ifmetal layers - In one embodiment, a length of the carbon chain in between the first group and the second group may be selected or adjusted in order to provide certain desired characteristics for the interconnect joint or its formation. As an example, providing shorter carbon chains (which may also be referred to herein as linker molecules) may result in shorter times and/or lower temperatures required for complete sintering. For embodiments in which the exposure to electromagnetic radiation comprises a heating step there is also a correlation between the duration of the heating step and the temperature at which the heating step takes place. This correlation may also exist in embodiments where the heating step is accomplished not with electromagnetic radiation but with an oven, a hot plate, or the like. In general, lower temperatures lead to longer heating times required for complete sintering. As an example, at approximately 160-180 degrees Celsius, complete sintering may occur in approximately 15 minutes given a particular carbon chain length. Heating times up to one or two hours or even longer may be required for complete sintering where different carbon chain lengths are involved, or under other conditions.
- Referring again to
FIG. 1 , astep 120 ofmethod 100 is to provide a film comprising metal particles and organic molecules. As an example, the film can be similar tofilm 220, shown inFIG. 2 , and the metal particles and the organic molecules can be similar to, respectively,metal particles 221 andorganic molecules 222, both of which are also shown inFIG. 2 . As mentioned above, in one embodiment of theinvention method 100 comprises selecting a length of a carbon chain belonging to the organic molecules. - In one embodiment,
step 120 comprises immersion-coating, spin-coating, or printing the film on a substrate other than the metal to be joined. The metal-organic film thus formed is then released from the substrate in order to form a free-standing film of a desired thickness which is placed on the metal to be joined. In this or any of the embodiments described herein, a surface of the metal layer to which the metal-organic film is to be applied may be treated in order to ensure adequate attachment of the film, e.g., of the metal particles. One example of such surface treatment is to apply a silane having one end that forms a chemical bond with the surface and another end that attaches to the metal particles. Other examples of such surface treatments include plasma treatments, acid treatments, or the like, used either individually or in conjunction with each other or other treatments. In one embodiment, a plasma treatment may comprise using various gases such as oxygen, nitrogen, argon, or the like, either alone or mixed with one or more other gases. - A
step 130 ofmethod 100 is to place the film over the first metal layer. In one embodiment,step 130 comprises dispersing the metal particles in a first solvent, immersion-coating the metal particles onto the first metal layer, dispersing the organic molecules in a second solvent, and immersion-coating the organic molecules onto the metal particles. As known in the art, immersion-coating the first metal layer can involve immersing the first metal layer in the first (or the second) solvent and then removing the first metal layer from the solvent and rinsing it in order to remove any excess or unbound particles (or molecules). This embodiment may be thought of as producing uncoated metal particles adjacent to a layer or layers of organic molecules. - If a film having only a single layer is desired,
step 130 may conclude after a single performance of the above-described process. On the other hand, if a film having multiple layers of metal particles and organic molecules (such as that illustrated inFIG. 2 ) is desired, the above-described process may be repeated multiple times until the film achieves the desired thickness. In one embodiment, step 130 may result in a film having a thickness between approximately 2 nm and approximately 10 μm. - In a particular embodiment, the metal particles are gold particles with sizes ranging from approximately 10 nm to approximately 100 nm. As described above, the particles are dispersed in a solvent and immersion-coated onto a substrate, removed and rinsed thoroughly in water to remove any excess or unbound particles. Subsequent to the gold layer, a layer of organic molecules such as mercaptoethanol, 1,6-hexanedithiol, etc. diluted in a solvent are coated onto the attached gold particles, removed and rinsed thoroughly. This process is repeated until a desired thickness of the film is obtained.
- In another embodiment,
step 130 comprises providing a solvent comprising metal particles coated with organic molecules, and further comprises immersion-coating the metal particles coated with organic molecules onto the first metal layer. In this embodiment the metal particles and molecules form a core/shell-type structure with the metal as the core and the organic molecules as the shell. This structure may be thought of as producing coated metal particles. An example of such a system is gold coated with disulfides or alkanethiolates. An example of the embodiment described in this paragraph is depicted inFIG. 3 , which is a schematic representation of an interconnect joint 300 at a particular point in its manufacturing process according to an embodiment of the invention. - As illustrated in
FIG. 3 , interconnect joint 300 comprises ametal layer 310, afilm 320 overmetal layer 310, and ametal layer 330 overfilm 320.Film 320 comprisesmetal particles 321 andorganic molecules 322. In the illustrated embodiment,film 320 comprises multiple layers of metal particles coated with organic molecules. In a different embodiment,film 320 can comprise just a single layer of metal particles coated with organic molecules. As an example,metal layer 310,film 320,metal particles 321,organic molecules 322, andmetal layer 330 can be similar to, respectively,metal layer 210,film 220,metal particles 221,organic molecules 222, andmetal layer 230, all of which are shown inFIG. 2 . - In another embodiment,
step 130 comprises spin-coating the film onto the first metal layer. In yet another embodiment,step 130 comprises stencil printing or ink-jetting the film onto the first metal layer. For both of these embodiments either coated or uncoated metal particles may be used. As an example, the stencil may be patterned in order to achieve selective deposition of the metal/organic film on desired areas. - A
step 140 ofmethod 100 is to place a second metal layer over the film. As an example, the second metal layer can be similar tometal layer 230 that is shown inFIG. 2 . - A
step 150 ofmethod 100 is to sinter the metal particles such that the organic molecules degrade and the first metal layer and the second metal layer are joined together. In one embodiment,step 150 comprises heating the first metal layer, the film, and the second metal layer, perhaps by using an oven, a hot plate, or the like. In one embodiment, such heating comprises bringing the metal particles to a temperature between approximately 100 degrees Celsius and approximately 180 degrees Celsius. In another embodiment,step 150 comprises exposing the first metal layer, the film, and the second metal layer to electromagnetic radiation. As an example, the exposure to electromagnetic radiation may take place as an exposure to ultraviolet (UV) radiation, infrared (IR) radiation, or to electromagnetic radiation of any other wavelength or from any other part of the electromagnetic spectrum. - As an example, the degradation of the organic molecules may result in their evaporation into the atmosphere. Another possibility is that the organic molecules may degrade and clump in various regions.
- In one embodiment,
step 150 comprises heating the first metal layer, the film, and the second metal layer to a temperature between approximately 100 degrees Celsius and approximately 180 degrees Celsius. In the same or another embodiment,step 150 comprises heating the first metal layer, the film, and the second metal layer until the film is completely sintered. As known in the art, the completion of the sintering process may be indicated by a characteristic change in the ultraviolet absorption peak of the film or by a plateau in the film's resistivity. It should be understood that if the sintering process is stopped before it is complete the resulting interconnect joint may have a higher resistance value than a similar joint that has been completely sintered. -
FIG. 4 is a schematic representation of aninterconnect joint 400 following the performance ofstep 150 ofmethod 100 or another sintering step according to an embodiment of the invention. As illustrated inFIG. 4 , interconnect joint 400 comprises ametal layer 410, afilm 420 overmetal layer 410, and ametal layer 430 overfilm 420.Film 420 comprises sinteredmetal particles 421. As an example,metal layers metal layers FIG. 2 .Film 420 can be similar to film 220 (seeFIG. 2 ) but differs fromfilm 220 in thatfilm 420 has been sintered such that it contains no organic molecules, any such molecules that once existed therein having been degraded, for example as a result of an exposure to heat such as that that occurs as part ofstep 150 ofmethod 100. Similarly,metal particles 421 can be similar to metal particles 221 (seeFIG. 2 ) but differ frommetal particles 221 in thatmetal particles 421 have been sintered, for example as a result of an exposure to heat such as that that occurs as part ofstep 150 ofmethod 100. As an example, and as known in the art, the sintering process may alter a boundary between two particles without melting the particles. In other words, the bulk properties of the particles do not change as much as the interface changes. - Although the invention has been described with reference to specific embodiments, it will be understood by those skilled in the art that various changes may be made without departing from the spirit or scope of the invention. Accordingly, the disclosure of embodiments of the invention is intended to be illustrative of the scope of the invention and is not intended to be limiting. It is intended that the scope of the invention shall be limited only to the extent required by the appended claims. For example, to one of ordinary skill in the art, it will be readily apparent that the interconnect joint and related methods discussed herein may be implemented in a variety of embodiments, and that the foregoing discussion of certain of these embodiments does not necessarily represent a complete description of all possible embodiments.
- Additionally, benefits, other advantages, and solutions to problems have been described with regard to specific embodiments. The benefits, advantages, solutions to problems, and any element or elements that may cause any benefit, advantage, or solution to occur or become more pronounced, however, are not to be construed as critical, required, or essential features or elements of any or all of the claims.
- Moreover, embodiments and limitations disclosed herein are not dedicated to the public under the doctrine of dedication if the embodiments and/or limitations: (1) are not expressly claimed in the claims; and (2) are or are potentially equivalents of express elements and/or limitations in the claims under the doctrine of equivalents.
Claims (16)
1. A method of forming an interconnect joint, the method comprising:
providing a first metal layer;
providing a film comprising metal particles and organic molecules;
placing the film over the first metal layer;
placing a second metal layer over the film; and
sintering the metal particles such that the organic molecules degrade and the first metal layer and the second metal layer are joined together.
2. The method of claim 1 wherein:
placing the film comprises:
immersion-coating the metal particles onto the first metal layer; and
immersion-coating the organic molecules onto the metal particles.
3. The method of claim 1 wherein:
placing the film comprises:
providing a solvent comprising metal particles coated with organic molecules; and
immersion-coating the metal particles coated with organic molecules onto the first metal layer.
4. The method of claim 1 wherein:
placing the film comprises spin coating the film onto the first metal layer.
5. The method of claim 1 wherein:
placing the film comprises printing the film onto the first metal layer.
6. The method of claim 1 wherein:
providing the film comprises:
providing the metal particles to be particles of one of gold, silver, platinum, palladium, and copper; and
providing the organic molecules to be organic molecules comprising a first group with an affinity for metals and a second group with an affinity for metals.
7. The method of claim 6 wherein:
the first group and the second group are one of thiol, amine, hydroxyl, and carboxyl.
8. The method of claim 1 wherein:
sintering the metal particles comprises exposing the first metal layer, the film, and the second metal layer to electromagnetic radiation.
9. The method of claim 1 wherein:
sintering the metal particles comprises heating the first metal layer, the film, and the second metal layer to a temperature between approximately 100 degrees Celsius and approximately 180 degrees Celsius.
10. The method of claim 1 further comprising:
treating a surface of the first metal layer before placing the film over the first metal layer.
11. A method of forming an interconnect joint, the method comprising:
providing a first metal layer;
dispersing a plurality of metal particles in a first solvent;
performing a first immersing step in which the first metal layer is immersed in the first solvent such that the first metal layer is coated with a layer of the metal particles;
dispersing a plurality of organic molecules in a second solvent;
performing a second immersing step in which the first metal layer is immersed in the second solvent such that the layer of metal particles is coated with a layer of organic molecules;
placing a second metal layer over the layer of organic molecules; and
sintering the metal particles such that the organic molecules degrade and the first metal layer and the second metal layer are joined together.
12. The method of claim 11 wherein:
the metal particles are chosen from a group that includes gold, silver, platinum, palladium, and copper; and
the metal particles are between approximately two nanometers and approximately five micrometers in size.
13. The method of claim 12 wherein:
sintering the metal particles comprises exposing the first metal layer, the layer of metal particles, the layer of organic molecules, and the second metal layer to electromagnetic radiation.
14. The method of claim 12 wherein:
sintering the metal particles comprises heating the first metal layer, the layer of metal particles, the layer of organic molecules, and the second metal layer to a temperature between approximately 100 degrees Celsius and approximately 180 degrees Celsius.
15. The method of claim 12 further comprising:
repeating the first immersing step and the second immersing step in alternating fashion until a film is formed between the first metal layer and the second metal layer, the film comprising alternating layers of the metal particles and the organic molecules and having a thickness between approximately two nanometers and approximately ten micrometers.
16. The method of claim 15 wherein:
the organic molecules comprise a carbon chain having a length; and
the method further comprises selecting the length of the carbon chain.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/764,247 US20080311738A1 (en) | 2007-06-18 | 2007-06-18 | Method of forming an interconnect joint |
US12/837,574 US8124517B2 (en) | 2007-06-18 | 2010-07-16 | Method of forming an interconnect joint |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/764,247 US20080311738A1 (en) | 2007-06-18 | 2007-06-18 | Method of forming an interconnect joint |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/837,574 Division US8124517B2 (en) | 2007-06-18 | 2010-07-16 | Method of forming an interconnect joint |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080311738A1 true US20080311738A1 (en) | 2008-12-18 |
Family
ID=40132742
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/764,247 Abandoned US20080311738A1 (en) | 2007-06-18 | 2007-06-18 | Method of forming an interconnect joint |
US12/837,574 Expired - Fee Related US8124517B2 (en) | 2007-06-18 | 2010-07-16 | Method of forming an interconnect joint |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/837,574 Expired - Fee Related US8124517B2 (en) | 2007-06-18 | 2010-07-16 | Method of forming an interconnect joint |
Country Status (1)
Country | Link |
---|---|
US (2) | US20080311738A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110193217A1 (en) * | 2010-02-08 | 2011-08-11 | Georg Meyer-Berg | Manufacturing of a Device Including a Semiconductor Chip |
CN107252891A (en) * | 2017-05-08 | 2017-10-17 | 上海大学 | The method that two-step sintering nanometer silver paste prepares microelectronic interconnection material |
CN108122786A (en) * | 2016-11-29 | 2018-06-05 | 恩智浦美国有限公司 | The microelectronic modules of heat dissipation structure with sinter bonded and its manufacturing method |
Citations (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5185208A (en) * | 1987-03-06 | 1993-02-09 | Matsushita Electric Industrial Co., Ltd. | Functional devices comprising a charge transfer complex layer |
US5359204A (en) * | 1986-10-13 | 1994-10-25 | Canon Kabushiki Kaisha | Switching device |
US5624741A (en) * | 1990-05-31 | 1997-04-29 | E. I. Du Pont De Nemours And Company | Interconnect structure having electrical conduction paths formable therein |
US5677545A (en) * | 1994-09-12 | 1997-10-14 | Motorola | Organic light emitting diodes with molecular alignment and method of fabrication |
US6492251B1 (en) * | 1999-03-10 | 2002-12-10 | Tessera, Inc. | Microelectronic joining processes with bonding material application |
US20030040173A1 (en) * | 2001-08-14 | 2003-02-27 | The Penn State Research Foundation | Fabrication of molecular scale devices using fluidic assembly |
US20040142165A1 (en) * | 2003-01-14 | 2004-07-22 | Akiyoshi Fujii | Wiring material, wiring substrate and manufacturing method thereof, display panel, fine particle thin film material, substrate including thin film layer and manufacturing method thereof |
US6774316B1 (en) * | 1999-11-26 | 2004-08-10 | Matsushita Electric Industrial Co., Ltd. | Wiring board and production method thereof |
US20040197560A1 (en) * | 2003-04-03 | 2004-10-07 | Seiji Inaoka | Semiconductor nanoparticles coated with electroactive polymers |
US20050158208A1 (en) * | 2003-12-24 | 2005-07-21 | Norihisa Mino | Substrate for use in crystallization and method for producing the same |
US20050269929A1 (en) * | 2004-06-08 | 2005-12-08 | Ngk Insulators, Ltd. | Electron emitter and method of fabricating electron emitter |
US20060067602A1 (en) * | 2004-09-29 | 2006-03-30 | Kenji Todori | Refractive index variable element and method of varying refractive index |
US20060134822A1 (en) * | 2004-12-22 | 2006-06-22 | Jie Liu | Vertical interconnect for organic electronic devices |
US20060147941A1 (en) * | 2004-12-30 | 2006-07-06 | Intel Corporation | Methods and apparatus for SERS assay of biological analytes |
US20060162849A1 (en) * | 2003-06-13 | 2006-07-27 | Joo-Hwan Han | Method of joining ceramics: reaction diffusion-bonding |
US7102154B2 (en) * | 2002-02-08 | 2006-09-05 | Dai Nippon Printing Co. Ltd | Organic semiconductor structure, process for producing the same, and organic semiconductor device |
US20060211236A1 (en) * | 2003-02-17 | 2006-09-21 | Alchimer S.A. 15, Rue Du Buisson Aux Fraises- Zi | Surface-coating method, production of microelectronic interconnections using said method and integrated circuits |
US20060250067A1 (en) * | 2004-07-15 | 2006-11-09 | Ngk Insulators, Ltd. | Dielectric device |
US20070009760A1 (en) * | 2004-08-23 | 2007-01-11 | Tetsuya Inoue | Coordination metal compound, material for organic electroluminescence device, material for luminescent coating formation and organic electroluminescence device |
US20070034865A1 (en) * | 2005-08-12 | 2007-02-15 | Semiconductor Energy Laboratory Co., Ltd. | Memory device and a semiconductor device |
US20070048520A1 (en) * | 2005-08-26 | 2007-03-01 | Hon Hai Precision Industry Co., Ltd. | Thermal interface material and method for making the same |
US7223628B2 (en) * | 2003-07-25 | 2007-05-29 | The Regents Of The University Of California | High temperature attachment of organic molecules to substrates |
US20070126001A1 (en) * | 2005-12-05 | 2007-06-07 | Sung-Yool Choi | Organic semiconductor device and method of fabricating the same |
US20070148813A1 (en) * | 2005-12-28 | 2007-06-28 | Seiko Epson Corporation | Electric device, method of manufacturing electric device and electric apparatus |
US20070180954A1 (en) * | 2006-02-07 | 2007-08-09 | Samsung Electronics, Co. Ltd. | Copper nano-particles, method of preparing the same, and method of forming copper coating film using the same |
US20070275500A1 (en) * | 2006-05-12 | 2007-11-29 | Yuji Suwa | Wiring and organic transistor, and manufacturing method thereof |
US20080026307A1 (en) * | 2006-07-27 | 2008-01-31 | Yuichiro Sano | Circuit pattern formation device and method of forming circuit pattern |
US20080152534A1 (en) * | 2006-12-21 | 2008-06-26 | Jingwu Zhang | Self-assembling raman-active nanoclusters |
US20080241569A1 (en) * | 2007-03-30 | 2008-10-02 | Haoyu Qin | Encapsulation of raman active nanoparticles |
US7501149B2 (en) * | 2005-10-06 | 2009-03-10 | Industrial Technology Research Institute | Electrode and method for forming the same |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5587111A (en) * | 1990-03-29 | 1996-12-24 | Vacuum Metallurgical Co., Ltd. | Metal paste, process for producing same and method of making a metallic thin film using the metal paste |
GB2265156B (en) * | 1992-03-19 | 1996-04-03 | Fujitsu Ltd | Methods for making metal particles spherical and removing oxide film therefrom |
TW591095B (en) * | 2000-10-25 | 2004-06-11 | Harima Chemical Inc | Electro-conductive metal paste and method for production thereof |
DE60221872T2 (en) * | 2001-10-26 | 2008-05-08 | Miyazaki Prefecture | BALL-MOLDED MONODISPERSES METAL PARTICLES |
US7776547B2 (en) * | 2004-08-26 | 2010-08-17 | Intel Corporation | Cellular analysis using Raman surface scanning |
-
2007
- 2007-06-18 US US11/764,247 patent/US20080311738A1/en not_active Abandoned
-
2010
- 2010-07-16 US US12/837,574 patent/US8124517B2/en not_active Expired - Fee Related
Patent Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5359204A (en) * | 1986-10-13 | 1994-10-25 | Canon Kabushiki Kaisha | Switching device |
US5185208A (en) * | 1987-03-06 | 1993-02-09 | Matsushita Electric Industrial Co., Ltd. | Functional devices comprising a charge transfer complex layer |
US5624741A (en) * | 1990-05-31 | 1997-04-29 | E. I. Du Pont De Nemours And Company | Interconnect structure having electrical conduction paths formable therein |
US5677545A (en) * | 1994-09-12 | 1997-10-14 | Motorola | Organic light emitting diodes with molecular alignment and method of fabrication |
US6492251B1 (en) * | 1999-03-10 | 2002-12-10 | Tessera, Inc. | Microelectronic joining processes with bonding material application |
US6774316B1 (en) * | 1999-11-26 | 2004-08-10 | Matsushita Electric Industrial Co., Ltd. | Wiring board and production method thereof |
US20030040173A1 (en) * | 2001-08-14 | 2003-02-27 | The Penn State Research Foundation | Fabrication of molecular scale devices using fluidic assembly |
US7102154B2 (en) * | 2002-02-08 | 2006-09-05 | Dai Nippon Printing Co. Ltd | Organic semiconductor structure, process for producing the same, and organic semiconductor device |
US20040142165A1 (en) * | 2003-01-14 | 2004-07-22 | Akiyoshi Fujii | Wiring material, wiring substrate and manufacturing method thereof, display panel, fine particle thin film material, substrate including thin film layer and manufacturing method thereof |
US20060211236A1 (en) * | 2003-02-17 | 2006-09-21 | Alchimer S.A. 15, Rue Du Buisson Aux Fraises- Zi | Surface-coating method, production of microelectronic interconnections using said method and integrated circuits |
US20040197560A1 (en) * | 2003-04-03 | 2004-10-07 | Seiji Inaoka | Semiconductor nanoparticles coated with electroactive polymers |
US20060162849A1 (en) * | 2003-06-13 | 2006-07-27 | Joo-Hwan Han | Method of joining ceramics: reaction diffusion-bonding |
US20070212897A1 (en) * | 2003-07-25 | 2007-09-13 | The Regents Of The University Of California | High-temperature attachment of organic molecules to substrates |
US7223628B2 (en) * | 2003-07-25 | 2007-05-29 | The Regents Of The University Of California | High temperature attachment of organic molecules to substrates |
US20050158208A1 (en) * | 2003-12-24 | 2005-07-21 | Norihisa Mino | Substrate for use in crystallization and method for producing the same |
US20050269929A1 (en) * | 2004-06-08 | 2005-12-08 | Ngk Insulators, Ltd. | Electron emitter and method of fabricating electron emitter |
US20060250067A1 (en) * | 2004-07-15 | 2006-11-09 | Ngk Insulators, Ltd. | Dielectric device |
US20070009760A1 (en) * | 2004-08-23 | 2007-01-11 | Tetsuya Inoue | Coordination metal compound, material for organic electroluminescence device, material for luminescent coating formation and organic electroluminescence device |
US20060067602A1 (en) * | 2004-09-29 | 2006-03-30 | Kenji Todori | Refractive index variable element and method of varying refractive index |
US20060134822A1 (en) * | 2004-12-22 | 2006-06-22 | Jie Liu | Vertical interconnect for organic electronic devices |
US20060147941A1 (en) * | 2004-12-30 | 2006-07-06 | Intel Corporation | Methods and apparatus for SERS assay of biological analytes |
US20070034865A1 (en) * | 2005-08-12 | 2007-02-15 | Semiconductor Energy Laboratory Co., Ltd. | Memory device and a semiconductor device |
US20070048520A1 (en) * | 2005-08-26 | 2007-03-01 | Hon Hai Precision Industry Co., Ltd. | Thermal interface material and method for making the same |
US7501149B2 (en) * | 2005-10-06 | 2009-03-10 | Industrial Technology Research Institute | Electrode and method for forming the same |
US20070126001A1 (en) * | 2005-12-05 | 2007-06-07 | Sung-Yool Choi | Organic semiconductor device and method of fabricating the same |
US20070148813A1 (en) * | 2005-12-28 | 2007-06-28 | Seiko Epson Corporation | Electric device, method of manufacturing electric device and electric apparatus |
US20070180954A1 (en) * | 2006-02-07 | 2007-08-09 | Samsung Electronics, Co. Ltd. | Copper nano-particles, method of preparing the same, and method of forming copper coating film using the same |
US20070275500A1 (en) * | 2006-05-12 | 2007-11-29 | Yuji Suwa | Wiring and organic transistor, and manufacturing method thereof |
US20080026307A1 (en) * | 2006-07-27 | 2008-01-31 | Yuichiro Sano | Circuit pattern formation device and method of forming circuit pattern |
US20080152534A1 (en) * | 2006-12-21 | 2008-06-26 | Jingwu Zhang | Self-assembling raman-active nanoclusters |
US20080241569A1 (en) * | 2007-03-30 | 2008-10-02 | Haoyu Qin | Encapsulation of raman active nanoparticles |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110193217A1 (en) * | 2010-02-08 | 2011-08-11 | Georg Meyer-Berg | Manufacturing of a Device Including a Semiconductor Chip |
US8193040B2 (en) * | 2010-02-08 | 2012-06-05 | Infineon Technologies Ag | Manufacturing of a device including a semiconductor chip |
CN108122786A (en) * | 2016-11-29 | 2018-06-05 | 恩智浦美国有限公司 | The microelectronic modules of heat dissipation structure with sinter bonded and its manufacturing method |
CN107252891A (en) * | 2017-05-08 | 2017-10-17 | 上海大学 | The method that two-step sintering nanometer silver paste prepares microelectronic interconnection material |
Also Published As
Publication number | Publication date |
---|---|
US8124517B2 (en) | 2012-02-28 |
US20100276474A1 (en) | 2010-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI511208B (en) | Connecting and bonding adjacent layers with nanostructures | |
CN105405492B (en) | Preparation method for flexible transparent conductive thin film with high thermal stability and product thereof | |
US20070004081A1 (en) | Method for manufacturing a thermal interface material | |
JP6028449B2 (en) | Semiconductor device, electronic device, and manufacturing method of semiconductor device | |
DE102016218968A1 (en) | Power module and method for producing a power module | |
Yin et al. | The effect of reflow process on the contact resistance and reliability of anisotropic conductive film interconnection for flip chip on flex applications | |
US20130001803A1 (en) | Method for attaching a metal surface to a carrier, a method for attaching a chip to a chip carrier, a chip-packaging module and a packaging module | |
WO2015114987A1 (en) | Power module substrate, power module substrate manufacturing method, and power module using power module substrate | |
US8124517B2 (en) | Method of forming an interconnect joint | |
CN1577829A (en) | Semiconductor carrier film, and semiconductor device and liquid crystal module using the same | |
Lu et al. | Electrically conductive adhesives (ECAs) | |
JP2011041955A (en) | Method for producing joined body, and joined body | |
EP3282467B1 (en) | Fuse production method, fuse, circuit board production method and circuit board | |
Xiao et al. | Conductive ink for through hole application | |
Hantschel et al. | Fabrication of highly conductive stressed-metal springs and their use as sliding-contact interconnects | |
US20050127147A1 (en) | [method of forming bond microstructure] | |
US10804241B2 (en) | Non-porous copper to copper interconnect | |
US10679764B2 (en) | Metal nanowire electrode and manufacturing method of the same | |
Kokash | Assessing the reliability of fused/sintered Nano-particles | |
JP4033090B2 (en) | Manufacturing method of tape carrier for semiconductor device | |
Sengupta et al. | Assessment of thermomechanical damage of electronic parts due to solder dipping as a postmanufacturing process | |
US20100101840A1 (en) | Application of a self-assembled monolayer as an oxide inhibitor | |
Toku et al. | A 64-pin nanowire surface fastener like a ball grid array applied for room-temperature electrical bonding | |
Zhang et al. | Enhanced Electrical Properties of Anisotropic Conductive Adhesive With $\pi $-Conjugated Self-Assembled Molecular Wire Junctions | |
JP7425704B2 (en) | Semiconductor device manufacturing method and semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUPRIYA, LAKSHMI;SUH, DAEWOONG;REEL/FRAME:027366/0205 Effective date: 20070611 |