US20090039338A1 - Phase change memory devices and fabrication methods thereof - Google Patents

Phase change memory devices and fabrication methods thereof Download PDF

Info

Publication number
US20090039338A1
US20090039338A1 US12/285,523 US28552308A US2009039338A1 US 20090039338 A1 US20090039338 A1 US 20090039338A1 US 28552308 A US28552308 A US 28552308A US 2009039338 A1 US2009039338 A1 US 2009039338A1
Authority
US
United States
Prior art keywords
phase change
electrode
conductive contact
change material
material film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/285,523
Inventor
Dong-seok Suh
Yeon-Ho Khang
VassIII Leniachine
Mi-Jeong Song
Sergey Antonov
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US12/285,523 priority Critical patent/US20090039338A1/en
Publication of US20090039338A1 publication Critical patent/US20090039338A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20Multistable switching devices, e.g. memristors
    • H10N70/231Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B63/00Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/30Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/821Device geometry
    • H10N70/826Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/841Electrodes
    • H10N70/8413Electrodes adapted for resistive heating
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/841Electrodes
    • H10N70/8418Electrodes adapted for focusing electric field or current, e.g. tip-shaped
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/882Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
    • H10N70/8825Selenides, e.g. GeSe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/882Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
    • H10N70/8828Tellurides, e.g. GeSbTe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/884Other compounds of groups 13-15, e.g. elemental or compound semiconductors

Definitions

  • Example embodiments of the present invention relate to phase change memory devices and fabrication methods thereof.
  • Semiconductor memory devices may be volatile or nonvolatile memory devices according to whether data is retained when powered off.
  • Volatile memory devices include, for example, dynamic random access memories (DRAM), static random access memories (SDRAM), etc.
  • Nonvolatile memory devices include, for example, flash memory devices.
  • Related art memory devices represent logic or binary values “0” or “1” according to whether or not an electric charge is stored therein.
  • a DRAM may require a higher charge storage capacity because it may need to be refreshed periodically.
  • surface area of a capacitor electrode of the DRAM This may suppress integration of the DRAM.
  • a flash memory cell has a gate pattern including a gate insulating film, a floating gate, a dielectric film and a control gate, which may be sequentially deposited on a semiconductor substrate. Data may be written in or erased from the flash memory cell by tunneling of electric charges through the gate insulating film. To do so, an operating voltage higher than a source voltage may be required, and the flash memory device may need to have an amplifier circuit for generating voltages necessary for the data writing/erasing operations.
  • An example memory which may have nonvolatile/random access characteristics, an increased integration degree and/or a simple structure is a phase change memory device using phase change material.
  • the phase change material may become an amorphous state or a crystalline state according to strength of a current (e.g., joule's heat) provided thereto, and the amorphous phase change material may have an electrical conductivity different from that of the crystalline phase change material.
  • FIG. 1 is an example graph illustrating an operating method of a phase change memory device.
  • the graph of FIG. 1 may describe a method for writing/erasing data to/from a phase change memory cell.
  • a horizontal axis represents time and a vertical axis represents a temperature applied to a phase change material film.
  • the phase change material film is phase-changed into an amorphous state when heated during a time period T 1 at temperatures higher than its melting temperature T m and cooled rapidly (curve I).
  • the phase change material film is phase-changed into a crystalline state when heated during a time period T 2 at temperatures between a crystallizaton temperature T c and the melting temperature T m , and cooled slowly (curve II).
  • the time period T 2 may be longer than the time period T 1 .
  • the amorphous phase change material film may have a higher resistance than the crystalline phase change material film. Accordingly, whether data stored in the phase change memory cell is logic “1” or logic “0” may be determined by detecting a current flowing through the phase change material film.
  • the phase change material film may be comprised of a chalcogenide or any other suitable substance having similar or substantially. similar properties.
  • the phase change material film may be comprised of a compound containing germanium (Ge), antimony (Sb), tellurium (Te) or any other suitable element, substance or compound having similar, or substantially similar, properties.
  • FIG. 2 is a schematic sectional view illustrating a structure of a related art phase change memory device.
  • the related art phase change memory device may include a lower electrode 10 , an upper electrode 18 , a thin phase change material film 16 interposed between the electrodes 10 and 18 , and a conductive contact 14 electrically connecting the lower electrode 18 with the phase change material film 16 .
  • Sides of the lower electrode 10 and the conductive contact 14 may be formed within (e.g., buried) in an insulation layer 12 and the lower electrode 10 may be electrically connected to a drain (D) region of a transistor 5 .
  • the upper electrode 18 may be electrically connected to a bit line (BL).
  • a gate electrode (G) of the transistor 5 may be electrically connected to a word line (WL).
  • phase change memory device of FIG. 2 when a current flows between the lower electrode 10 and the upper electrode 18 , a current having flowed through the conductive contact 14 may flow through a contact surface 20 into the phase change material film 16 . As a result, a crystalline state of phase change material around the contact surface 20 may change.
  • the strength of the current necessary for changing the state of the phase change material may be proportional to the area of the contact surface 20 . For example, the necessary current strength may be decreased as the contact surface area is reduced. However, reduction of the widths and/or areas of contact surfaces of conductive contacts may be limited due to the photolithographic process used to form the conductive contacts. This may result in lesser integration of semiconductor devices.
  • Example embodiments of the present invention provide phase change memory devices, and methods of fabricating the same, which may require a lower driving current pulse and/or consume less power.
  • a memory device may include at least one conductive contact formed on a first electrode.
  • the conductive contact may have a width of less than, or equal to, about 30 nm.
  • a dielectric layer may be formed on the sides of the at least one conductive contact, and a phase change material film may be formed on the conductive contact.
  • a second electrode may be formed on the phase change material film.
  • a transistor may be electrically connected to the first electrode.
  • a phase change catalyst may be formed between the sides of the conductive contact and the dielectric layer, such that the phase change catalyst contacts the phase change material film.
  • a first electrode may be formed on a semiconductor substrate, which may include a transistor. At least one conductive contact may be formed on the first electrode, and the dielectric layer may be formed on first electrode such that the dielectric layer contacts the sides of the conductive contact. A phase change material film and a second electrode may be formed on the conductive contact and the dielectric layer. The phase change material film and the second electrode may be patterned.
  • a conductive contact layer, a first mask layer and a second mask layer may be sequentially formed on the first electrode.
  • the second mask layer may have a width less than the first mask layer.
  • An oxide layer may be formed on at least one side of the second mask layer and may have a width less than, or equal to, about 30 nm.
  • the second mask layer may be removed, and the first mask layer and the conductive contact layer may be etched to form at least one stack.
  • a dielectric layer may be formed on the at least one stack and the first electrode, and the dielectric layer and the at least one stack may be planarized.
  • a first electrode may be formed on a semiconductor substrate including a transistor.
  • a conductive contact may be formed on the first electrode, and a phase change catalyst may be formed on each side of the conductive contact.
  • a dielectric layer may be formed on each side of the phase change catalyst, and a phase change material film and a second electrode may be formed on the conductive contact and the first electrode.
  • the phase change material film and the second electrode may be patterned.
  • the phase change catalyst may include one of ZnS, ZnS+SiO 2 , and Al 2 O 3
  • the first electrode, the second electrode and/or the conductive contact may be comprised of materials including at least Ti.
  • the dielectric layer may include one of Si 3 N 4 and TEOS oxide and/or the phase change material film is formed to have a thickness of about 1000 ⁇ .
  • the conductive contact layer, a first mask layer and a second mask layer may be sequentially formed on the first electrode.
  • the second mask layer may have a width less than the first mask layer.
  • An oxide layer may be formed on at least one side of the second mask layer, the oxide layer having a width less than, or equal to, about 30 nm.
  • the second mask layer may be removed and the first mask layer and the conductive contact layer may be etched to form at least one stack.
  • a phase change catalyst layer may be formed on the first electrode and may cover the at least one stack. A portion of the phase change catalyst layer may be removed to form the phase change catalyst on each side of the conductive contact, and a dielectric layer covering the at least one stack and remaining portion of the phase change catalyst layer may be formed.
  • the dielectric layer, the at least one stack, and the phase change catalyst layer may be planarized.
  • the oxide layer may be formed by depositing an oxide layer on the first and second mask layers, and etching the oxide layer to form an oxide layer on at least one side of the second mask layer.
  • the oxide layer may be deposited to have a thickness of about 20 nm to about 50 nm, inclusive, or to have a thickness of less than, or equal to, about 30 nm.
  • the oxide layer may be deposited using chemical vapor deposition or atomic layer deposition.
  • FIG. 1 is an example graph illustrating an operating method of a related art phase change memory device
  • FIG. 2 is a schematic sectional view illustrating a structure of a related art phase change memory device
  • FIG. 3 is a sectional view of a phase change memory device according to an example embodiment of the present invention.
  • FIGS. 4A through 4I are sectional views illustrating a method for fabricating a phase change memory device according to an example embodiment of the present invention.
  • FIG. 3 is a sectional view of a memory device according to an example embodiment of the present invention.
  • a phase change memory device 100 may include a lower electrode 110 electrically connected to a transistor (not shown).
  • the transistor may be integrated into or on a semiconductor substrate.
  • An insulation layer 120 may be formed on the lower electrode 110 , and a contact hole 122 may be formed in the insulation layer 120 .
  • a conductive contact 130 may be formed (e.g., vertically formed) in the contact hole 122 .
  • a phase change catalyst 132 may be formed on each side of, or around, the conductive contact 130 .
  • a phase change material film 140 contacting the conductive contact 130 maybe formed on the insulation layer 120 .
  • An upper electrode 150 may be formed on the phase change material film 140 .
  • the conductive contact 130 may be comprised of TiN, TiAIN or any other suitable material with similar, or substantially similar, conductive properties, and may have a width of about 30 nm or less.
  • the upper electrode 150 and/or the conductive contact 130 may be formed to have a contact surface 134 of about 200 nm ⁇ 20 nm there between.
  • the contact surface 134 may have a width of less than, or equal to, about 30 nm.
  • the phase change material film 140 may be comprised of a chalcogenide, or any other material with similar or substantially similar properties. Chalcogenide and similar substances are well known to those skilled in the art.
  • the phase change catalyst 132 may be comprised of, for example, ZnS, ZnS+SiO 2 , or Al 2 O 3 , and may accelerate and/or improve a phase change of the phase change material film 140 .
  • Reference numeral 142 denotes an area in which the phase change material film 140 may be phase-changed in response to a current flow from, for example, the outside.
  • FIGS. 4A through 4I are sectional views illustrating a method for fabricating a phase change memory device according to an example embodiment of the present invention.
  • a method for fabricating two memory cells, according to an example embodiment of the present invention is illustrated in the drawings.
  • any number of memory cells may be fabricated using example embodiments of the present invention.
  • a transistor may be formed on a semiconductor substrate (not shown) using any conventional method.
  • a lower electrode 210 may be formed and electrically connected to a drain region of the transistor.
  • a heat dissipation layer 220 may be formed on the lower electrode 210 .
  • the lower electrode 210 may be comprised of TiN, TiAIN or any other material or substance having similar or substantially similar properties.
  • a first mask layer 230 may be formed on the heat dissipation layer 220 .
  • the first mask layer 230 may be comprised of Si 3 N 4 or any other substance or material having similar or substantially similar properties.
  • a second mask layer 232 having an etching speed different from that of the first mask layer 230 may be formed on the first mask layer 230 .
  • the second mask layer 232 may be comprised of SiGe or any other substance or material having similar or substantially similar properties.
  • the second mask layer 232 may be patterned to have a second width W 2 .
  • the second width W 2 may be set to correspond to a desired distance between two memory cells, and/or may be less than the width of the first mask layer 230 .
  • an oxide layer 240 may be deposited on the first mask layer 230 so as to cover the first and second mask layers 230 and 232 .
  • the oxide layer 240 may be formed of SiO 2 or any other substance or material having similar or substantially similar properties, and/or may have a thickness of about 20 nm.
  • an oxide layer 240 A with a second width W 2 may be formed on the both sides of the second mask layer 232 by patterning the oxide layer 240 .
  • the second width W 2 may be determined using the above deposition process.
  • the second mask layer 232 between the two oxide layers 240 A may be removed using an etching agent that may etch the first mask layer 230 and the second mask layer 232 in different ratios.
  • the first mask layer 230 and/or the heat dissipation layer 220 may be etched (e.g., anisotropically etched) in sequence with a mask of the oxide layer 240 A.
  • a resulting heat dissipation layer 220 A may correspond to the conductive contact 130 shown in FIG. 3 .
  • a phase change catalyst 250 may be deposited on the lower electrode 210 so as to cover a stack 242 , which may include a conductive contact 220 A, a first mask layer 230 A and/or the oxide layer 240 A.
  • the phase change catalyst 250 may be comprised of ZnS, ZnS+SiO 2 , or Al 2 O 3 or any other substance or material having similar, or substantially similar, properties.
  • the phase change catalyst 250 may be deposited using chemical vapor deposition (CVD), atomic layer deposition (ALD) or any other suitable deposition process.
  • the portion of the phase change catalyst 250 not covering sides of the stack 242 may be etched (e.g., anisotropically etched) and removed.
  • a dielectric layer 260 may be formed on the lower electrode 210 using CVD, ALD or any other suitable deposition process such that the dielectric layer 260 may cover the stack 242 and/or the phase change catalyst 250 .
  • the dielectric layer 260 may be formed of Si 3 N 4 , TEOS oxide or any other substance or material having similar or substantially similar properties and/or may have a thickness of about 20 to 50 nm, inclusive.
  • the dielectric layer 260 may be formed to have a thickness larger than at least a height of the conductive contact 220 A.
  • the stack 242 , the phase change catalyst 250 and/or the dielectric suitable layer 260 may be planarized using chemical mechanical polishing (CMP) or any other suitable polishing process so that the conductive contact 220 A may be exposed.
  • CMP chemical mechanical polishing
  • a phase change material film 270 having a thickness of about 1000 ⁇ may be deposited on the lower electrode 210 so as to cover the conductive contact 220 A, the phase change catalyst 250 and/or the dielectric layer 260 .
  • An upper electrode 280 may be deposited on the phase change material film 270 .
  • a phase change material film 270 A and/or an upper electrode 280 A may be formed on the conductive contact 220 A, and two memory cells 290 may be formed by patterning (e.g., sequentially patterning) the upper electrode 280 and/or the phase change material film 270 .
  • a discrete memory device may be produced through a singulation or any other suitable process.
  • Example embodiments of the present invention may provide a conductive contact having a width of less than, or equal to, 30 nm, reduce a contact area between the conductive contact and the phase change material film, increase a current density at the contact area, and/or reduce the strength of a current applied to the memory device.
  • the phase change material film may include chalcogenide alloys such as germanium-antimony-tellurium (Ge—Sb—Te), arsenic-antimony-tellurium (As—Sb—Te), tin-antimony-tellurium (Sn—Sb—Te), or tin-indium-antimony-tellurium (Sn—In—Sb—Te), arsenic-germanium-antimony-tellurium (As—Ge—Sb—Te).
  • chalcogenide alloys such as germanium-antimony-tellurium (Ge—Sb—Te), arsenic-antimony-tellurium (As—Sb—Te), tin-antimony-tellurium (Sn—Sb—Te), or tin-indium-antimony-tellurium (Sn—In—Sb—Te), arsenic-germanium-antimony-tellurium (As—Ge—Sb—Te
  • the phase change material film may include an element in Group VA-antimony-tellurium such as tantalum-antimony-tellurium (Ta—Sb—Te), niobium-antimony-tellurium (Nb—Sb—Te) or vanadium-antimony-tellurium (V—Sb—Te) or an element in Group VA-antimony-selenium such as tantalum-antimony-selenium (Ta—Sb—Se), niobium-antimony-selenium (Nb—Sb—Se) or vanadium-antimony-selenium (V—Sb—Se).
  • Group VA-antimony-tellurium such as tantalum-antimony-tellurium (Ta—Sb—Te), niobium-antimony-tellurium (Nb—Sb—Se) or vanadium-antimony-selenium (V—Sb—Se).
  • the phase change material film may include an element in Group VIA-antimony-tellurium such as tungsten-antimony-tellurium (W—Sb—Te), molybdenum-antimony-tellurium (Mo—Sb—Te), or chrome-antimony-tellurium (Cr—Sb—Te) or an element in Group VIA-antimony-selenium such as tungsten-antimony-selenium (W—Sb—Se), molybdenum-antimony-selenium (Mo—Sb—Se) or chrome-antimony-selenium (Cr—Sb—Se).
  • Group VIA-antimony-tellurium such as tungsten-antimony-tellurium (W—Sb—Te), molybdenum-antimony-tellurium (Mo—Sb—Se) or chrome-antimony-selenium (Cr—Sb—Se).
  • phase change material film is described above as being formed primarily of ternary phase-change chalcogenide alloys
  • the chalcogenide alloy of the phase change material could be selected from a binary phase-change chalcogenide alloy or a quaternary phase-change chalcogenide alloy.
  • Example binary phase-change chalcogenide alloys may include one or more of Ga—Sb, In—Sb, In—Se, Sb 2 —Te 3 or Ge—Te alloys; example quaternary phase-change chalcogenide alloys may include one or more of an Ag—In—Sb—Te, (Ge—Sn)—Sb—Te, Ge—Sb—(Se—Te) or Te 81 —Ge 15 —Sb 2 —S 2 alloy, for example.
  • the phase change material film may be made of a transition metal oxide having multiple resistance states, as described above.
  • the phase change material may be made of at least one material selected from the group consisting of NiO, TiO 2 , HfO, Nb 2 O 5 , ZnO, WO 3 , and CoO or GST (Ge 2 Sb 2 Te 5 ) or PCMO(Pr x Ca 1 ⁇ x MnO 3 ).
  • the phase change material film may be a chemical compound including one or more elements selected from the group consisting of S, Se, Te, As, Sb, Ge, Sn, In and Ag.

Abstract

In a memory device, at least one conductive contact having a width of less than, or equal to, about 30 nm may be formed on a first electrode. A dielectric layer may be formed on the sides of the at least one conductive contact, and a phase change material film may be formed on the conductive contact. A second electrode may be formed on the phase change material.

Description

    PRIORITY STATEMENT
  • This application claims priority under 35 U.S.C. § 119 to Korean Patent Application No. 10-2005-0013143, filed on Feb. 17, 2005, in the Korean Intellectual Property Office (KIPO), the entire contents of which are incorporated herein by reference.
  • BACKGROUND
  • 1. Field of the Invention
  • Example embodiments of the present invention relate to phase change memory devices and fabrication methods thereof.
  • 2. Description of the Related Art
  • Semiconductor memory devices may be volatile or nonvolatile memory devices according to whether data is retained when powered off. Volatile memory devices include, for example, dynamic random access memories (DRAM), static random access memories (SDRAM), etc. Nonvolatile memory devices include, for example, flash memory devices. Related art memory devices represent logic or binary values “0” or “1” according to whether or not an electric charge is stored therein. In one example, a DRAM may require a higher charge storage capacity because it may need to be refreshed periodically. However, as charge storage capacity increases, so does surface area of a capacitor electrode of the DRAM. This may suppress integration of the DRAM.
  • In another example, a flash memory cell has a gate pattern including a gate insulating film, a floating gate, a dielectric film and a control gate, which may be sequentially deposited on a semiconductor substrate. Data may be written in or erased from the flash memory cell by tunneling of electric charges through the gate insulating film. To do so, an operating voltage higher than a source voltage may be required, and the flash memory device may need to have an amplifier circuit for generating voltages necessary for the data writing/erasing operations.
  • An example memory, which may have nonvolatile/random access characteristics, an increased integration degree and/or a simple structure is a phase change memory device using phase change material. The phase change material may become an amorphous state or a crystalline state according to strength of a current (e.g., joule's heat) provided thereto, and the amorphous phase change material may have an electrical conductivity different from that of the crystalline phase change material.
  • FIG. 1 is an example graph illustrating an operating method of a phase change memory device. The graph of FIG. 1 may describe a method for writing/erasing data to/from a phase change memory cell. In the graph, a horizontal axis represents time and a vertical axis represents a temperature applied to a phase change material film.
  • Referring to FIG. 1, the phase change material film is phase-changed into an amorphous state when heated during a time period T1 at temperatures higher than its melting temperature Tm and cooled rapidly (curve I). The phase change material film is phase-changed into a crystalline state when heated during a time period T2 at temperatures between a crystallizaton temperature Tc and the melting temperature Tm, and cooled slowly (curve II). The time period T2 may be longer than the time period T1.
  • The amorphous phase change material film may have a higher resistance than the crystalline phase change material film. Accordingly, whether data stored in the phase change memory cell is logic “1” or logic “0” may be determined by detecting a current flowing through the phase change material film. The phase change material film may be comprised of a chalcogenide or any other suitable substance having similar or substantially. similar properties. For example, the phase change material film may be comprised of a compound containing germanium (Ge), antimony (Sb), tellurium (Te) or any other suitable element, substance or compound having similar, or substantially similar, properties.
  • FIG. 2 is a schematic sectional view illustrating a structure of a related art phase change memory device.
  • Referring to FIG. 2, the related art phase change memory device may include a lower electrode 10, an upper electrode 18, a thin phase change material film 16 interposed between the electrodes 10 and 18, and a conductive contact 14 electrically connecting the lower electrode 18 with the phase change material film 16. Sides of the lower electrode 10 and the conductive contact 14 may be formed within (e.g., buried) in an insulation layer 12 and the lower electrode 10 may be electrically connected to a drain (D) region of a transistor 5. The upper electrode 18 may be electrically connected to a bit line (BL). A gate electrode (G) of the transistor 5 may be electrically connected to a word line (WL).
  • In the example related art phase change memory device of FIG. 2, when a current flows between the lower electrode 10 and the upper electrode 18, a current having flowed through the conductive contact 14 may flow through a contact surface 20 into the phase change material film 16. As a result, a crystalline state of phase change material around the contact surface 20 may change. The strength of the current necessary for changing the state of the phase change material may be proportional to the area of the contact surface 20. For example, the necessary current strength may be decreased as the contact surface area is reduced. However, reduction of the widths and/or areas of contact surfaces of conductive contacts may be limited due to the photolithographic process used to form the conductive contacts. This may result in lesser integration of semiconductor devices.
  • SUMMARY OF THE INVENTION
  • Example embodiments of the present invention provide phase change memory devices, and methods of fabricating the same, which may require a lower driving current pulse and/or consume less power.
  • A memory device according to an example embodiment of the present invention may include at least one conductive contact formed on a first electrode. The conductive contact may have a width of less than, or equal to, about 30 nm. A dielectric layer may be formed on the sides of the at least one conductive contact, and a phase change material film may be formed on the conductive contact. A second electrode may be formed on the phase change material film. A transistor may be electrically connected to the first electrode. A phase change catalyst may be formed between the sides of the conductive contact and the dielectric layer, such that the phase change catalyst contacts the phase change material film.
  • In a method for fabricating a phase change memory device according to an example embodiment of the present invention, a first electrode may be formed on a semiconductor substrate, which may include a transistor. At least one conductive contact may be formed on the first electrode, and the dielectric layer may be formed on first electrode such that the dielectric layer contacts the sides of the conductive contact. A phase change material film and a second electrode may be formed on the conductive contact and the dielectric layer. The phase change material film and the second electrode may be patterned.
  • In example embodiments of the present invention, a conductive contact layer, a first mask layer and a second mask layer may be sequentially formed on the first electrode. The second mask layer may have a width less than the first mask layer. An oxide layer may be formed on at least one side of the second mask layer and may have a width less than, or equal to, about 30 nm. The second mask layer may be removed, and the first mask layer and the conductive contact layer may be etched to form at least one stack. A dielectric layer may be formed on the at least one stack and the first electrode, and the dielectric layer and the at least one stack may be planarized.
  • In a method of forming a memory device, according to another example embodiment of the present invention, a first electrode may be formed on a semiconductor substrate including a transistor. A conductive contact may be formed on the first electrode, and a phase change catalyst may be formed on each side of the conductive contact. A dielectric layer may be formed on each side of the phase change catalyst, and a phase change material film and a second electrode may be formed on the conductive contact and the first electrode. The phase change material film and the second electrode may be patterned.
  • In example embodiments of the present invention, the phase change catalyst may include one of ZnS, ZnS+SiO2, and Al2O3, the first electrode, the second electrode and/or the conductive contact may be comprised of materials including at least Ti. The dielectric layer may include one of Si3N4 and TEOS oxide and/or the phase change material film is formed to have a thickness of about 1000 Å.
  • In example embodiments of the present invention, the conductive contact layer, a first mask layer and a second mask layer may be sequentially formed on the first electrode. The second mask layer may have a width less than the first mask layer. An oxide layer may be formed on at least one side of the second mask layer, the oxide layer having a width less than, or equal to, about 30 nm. The second mask layer may be removed and the first mask layer and the conductive contact layer may be etched to form at least one stack. A phase change catalyst layer may be formed on the first electrode and may cover the at least one stack. A portion of the phase change catalyst layer may be removed to form the phase change catalyst on each side of the conductive contact, and a dielectric layer covering the at least one stack and remaining portion of the phase change catalyst layer may be formed. The dielectric layer, the at least one stack, and the phase change catalyst layer may be planarized.
  • In example embodiments of the present invention, the oxide layer may be formed by depositing an oxide layer on the first and second mask layers, and etching the oxide layer to form an oxide layer on at least one side of the second mask layer. The oxide layer may be deposited to have a thickness of about 20 nm to about 50 nm, inclusive, or to have a thickness of less than, or equal to, about 30 nm. The oxide layer may be deposited using chemical vapor deposition or atomic layer deposition.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention will become more apparent by describing in detail the example embodiments shown in the attached drawings in which:
  • FIG. 1 is an example graph illustrating an operating method of a related art phase change memory device;
  • FIG. 2 is a schematic sectional view illustrating a structure of a related art phase change memory device;
  • FIG. 3 is a sectional view of a phase change memory device according to an example embodiment of the present invention; and
  • FIGS. 4A through 4I are sectional views illustrating a method for fabricating a phase change memory device according to an example embodiment of the present invention.
  • DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS OF THE PRESENT INVENTION
  • Various example embodiments of the present invention will now be described more fully with reference to the accompanying drawings in which some example embodiments of the invention are shown. In the drawings, the thicknesses of layers and regions are exaggerated for clarity.
  • Detailed illustrative embodiments of the present invention are disclosed herein. However, specific structural and functional details disclosed herein are merely representative for purposes of describing example embodiments of the present invention. This invention may, however, may be embodied in many alternate forms and should not be construed as limited to only the embodiments set forth herein.
  • Accordingly, while example embodiments of the invention are capable of various modifications and alternative forms, embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that there is no intent to limit example embodiments of the invention to the particular forms disclosed, but on the contrary, example embodiments of the invention are to cover all modifications, equivalents, and alternatives falling within the scope of the invention. Like numbers refer to like elements throughout the description of the figures.
  • It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of example embodiments of the present invention. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
  • It will be understood that when an element or layer is referred to as being “formed on” another element or layer, it can be directly or indirectly formed on the other element or layer. That is, for example, intervening elements or layers may be present. In contrast, when an element or layer is referred to as being “directly formed on” to another element, there are no intervening elements or layers present. Other words used to describe the relationship between elements or layers should be interpreted in a like fashion (e.g., “between” versus “directly between”, “adjacent” versus “directly adjacent”, etc.).
  • The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises”, “comprising,”, “includes” and/or “including”, when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
  • It should also be noted that in some alternative implementations, the functions/acts noted may occur out of the order noted in the FIGS. For example, two FIGS. shown in succession may in fact be executed substantially concurrently or may sometimes be executed in the reverse order, depending upon the functionality/acts involved.
  • FIG. 3 is a sectional view of a memory device according to an example embodiment of the present invention.
  • Referring to FIG. 3 a phase change memory device 100 may include a lower electrode 110 electrically connected to a transistor (not shown). The transistor may be integrated into or on a semiconductor substrate. An insulation layer 120 may be formed on the lower electrode 110, and a contact hole 122 may be formed in the insulation layer 120. A conductive contact 130 may be formed (e.g., vertically formed) in the contact hole 122.
  • A phase change catalyst 132 may be formed on each side of, or around, the conductive contact 130. A phase change material film 140 contacting the conductive contact 130 maybe formed on the insulation layer 120. An upper electrode 150 may be formed on the phase change material film 140.
  • The conductive contact 130 may be comprised of TiN, TiAIN or any other suitable material with similar, or substantially similar, conductive properties, and may have a width of about 30 nm or less. In an example embodiment of the present invention, the upper electrode 150 and/or the conductive contact 130 may be formed to have a contact surface 134 of about 200 nm×20 nm there between. The contact surface 134 may have a width of less than, or equal to, about 30 nm.
  • The phase change material film 140 may be comprised of a chalcogenide, or any other material with similar or substantially similar properties. Chalcogenide and similar substances are well known to those skilled in the art. The phase change catalyst 132 may be comprised of, for example, ZnS, ZnS+SiO2, or Al2O3, and may accelerate and/or improve a phase change of the phase change material film 140. Reference numeral 142 denotes an area in which the phase change material film 140 may be phase-changed in response to a current flow from, for example, the outside.
  • FIGS. 4A through 4I are sectional views illustrating a method for fabricating a phase change memory device according to an example embodiment of the present invention. For the sake of brevity, a method for fabricating two memory cells, according to an example embodiment of the present invention, is illustrated in the drawings. However, it will be understood that any number of memory cells may be fabricated using example embodiments of the present invention.
  • Referring first to FIG. 4A, a transistor (not shown) may be formed on a semiconductor substrate (not shown) using any conventional method. A lower electrode 210 may be formed and electrically connected to a drain region of the transistor. A heat dissipation layer 220 may be formed on the lower electrode 210. The lower electrode 210 may be comprised of TiN, TiAIN or any other material or substance having similar or substantially similar properties. A first mask layer 230 may be formed on the heat dissipation layer 220. The first mask layer 230 may be comprised of Si3N4 or any other substance or material having similar or substantially similar properties. A second mask layer 232 having an etching speed different from that of the first mask layer 230 may be formed on the first mask layer 230. The second mask layer 232 may be comprised of SiGe or any other substance or material having similar or substantially similar properties. The second mask layer 232 may be patterned to have a second width W2. The second width W2 may be set to correspond to a desired distance between two memory cells, and/or may be less than the width of the first mask layer 230.
  • Referring to FIG. 4B, an oxide layer 240 may be deposited on the first mask layer 230 so as to cover the first and second mask layers 230 and 232. The oxide layer 240 may be formed of SiO2 or any other substance or material having similar or substantially similar properties, and/or may have a thickness of about 20 nm.
  • Referring to FIG. 4C, an oxide layer 240A with a second width W2 may be formed on the both sides of the second mask layer 232 by patterning the oxide layer 240. The second width W2 may be determined using the above deposition process.
  • Referring to FIG. 4D, the second mask layer 232 between the two oxide layers 240A may be removed using an etching agent that may etch the first mask layer 230 and the second mask layer 232 in different ratios.
  • Referring to FIG. 4E, the first mask layer 230 and/or the heat dissipation layer 220 may be etched (e.g., anisotropically etched) in sequence with a mask of the oxide layer 240A. A resulting heat dissipation layer 220A may correspond to the conductive contact 130 shown in FIG. 3. A phase change catalyst 250 may be deposited on the lower electrode 210 so as to cover a stack 242, which may include a conductive contact 220A, a first mask layer 230A and/or the oxide layer 240A. The phase change catalyst 250 may be comprised of ZnS, ZnS+SiO2, or Al2O3 or any other substance or material having similar, or substantially similar, properties. The phase change catalyst 250 may be deposited using chemical vapor deposition (CVD), atomic layer deposition (ALD) or any other suitable deposition process.
  • Referring to FIG. 4F, the portion of the phase change catalyst 250 not covering sides of the stack 242 may be etched (e.g., anisotropically etched) and removed. A dielectric layer 260 may be formed on the lower electrode 210 using CVD, ALD or any other suitable deposition process such that the dielectric layer 260 may cover the stack 242 and/or the phase change catalyst 250. The dielectric layer 260 may be formed of Si3N4, TEOS oxide or any other substance or material having similar or substantially similar properties and/or may have a thickness of about 20 to 50 nm, inclusive. The dielectric layer 260 may be formed to have a thickness larger than at least a height of the conductive contact 220A.
  • Referring to FIG. 4G, the stack 242, the phase change catalyst 250 and/or the dielectric suitable layer 260 may be planarized using chemical mechanical polishing (CMP) or any other suitable polishing process so that the conductive contact 220A may be exposed.
  • Referring to FIG. 4H, a phase change material film 270 having a thickness of about 1000 Å may be deposited on the lower electrode 210 so as to cover the conductive contact 220A, the phase change catalyst 250 and/or the dielectric layer 260. An upper electrode 280 may be deposited on the phase change material film 270.
  • Referring to FIG. 4I, a phase change material film 270A and/or an upper electrode 280A may be formed on the conductive contact 220A, and two memory cells 290 may be formed by patterning (e.g., sequentially patterning) the upper electrode 280 and/or the phase change material film 270. A discrete memory device may be produced through a singulation or any other suitable process.
  • Example embodiments of the present invention may provide a conductive contact having a width of less than, or equal to, 30 nm, reduce a contact area between the conductive contact and the phase change material film, increase a current density at the contact area, and/or reduce the strength of a current applied to the memory device.
  • In example embodiments, the phase change material film may include chalcogenide alloys such as germanium-antimony-tellurium (Ge—Sb—Te), arsenic-antimony-tellurium (As—Sb—Te), tin-antimony-tellurium (Sn—Sb—Te), or tin-indium-antimony-tellurium (Sn—In—Sb—Te), arsenic-germanium-antimony-tellurium (As—Ge—Sb—Te). Alternatively, the phase change material film may include an element in Group VA-antimony-tellurium such as tantalum-antimony-tellurium (Ta—Sb—Te), niobium-antimony-tellurium (Nb—Sb—Te) or vanadium-antimony-tellurium (V—Sb—Te) or an element in Group VA-antimony-selenium such as tantalum-antimony-selenium (Ta—Sb—Se), niobium-antimony-selenium (Nb—Sb—Se) or vanadium-antimony-selenium (V—Sb—Se). Further, the phase change material film may include an element in Group VIA-antimony-tellurium such as tungsten-antimony-tellurium (W—Sb—Te), molybdenum-antimony-tellurium (Mo—Sb—Te), or chrome-antimony-tellurium (Cr—Sb—Te) or an element in Group VIA-antimony-selenium such as tungsten-antimony-selenium (W—Sb—Se), molybdenum-antimony-selenium (Mo—Sb—Se) or chrome-antimony-selenium (Cr—Sb—Se).
  • Although the phase change material film is described above as being formed primarily of ternary phase-change chalcogenide alloys, the chalcogenide alloy of the phase change material could be selected from a binary phase-change chalcogenide alloy or a quaternary phase-change chalcogenide alloy. Example binary phase-change chalcogenide alloys may include one or more of Ga—Sb, In—Sb, In—Se, Sb2—Te3 or Ge—Te alloys; example quaternary phase-change chalcogenide alloys may include one or more of an Ag—In—Sb—Te, (Ge—Sn)—Sb—Te, Ge—Sb—(Se—Te) or Te81—Ge15—Sb2—S2 alloy, for example.
  • In an example embodiment, the phase change material film may be made of a transition metal oxide having multiple resistance states, as described above. For example, the phase change material may be made of at least one material selected from the group consisting of NiO, TiO2, HfO, Nb2O5, ZnO, WO3, and CoO or GST (Ge2Sb2Te5) or PCMO(PrxCa1−xMnO3). The phase change material film may be a chemical compound including one or more elements selected from the group consisting of S, Se, Te, As, Sb, Ge, Sn, In and Ag.
  • While example embodiments of the present invention have been particularly shown and described with reference to the drawings, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

Claims (6)

1. A memory device comprising:
a first electrode;
at least one conductive contact formed on the first electrode and having a width of less than, or equal to, about 30 nm;
a dielectric layer formed on the sides of the at least one conductive contact;
a phase change material film formed on the conductive contact;
a second electrode formed on the phase change material film; and
a transistor electrically connected to the first electrode.
2. The device of claim 1, further including
a phase change catalyst formed between the sides of the conductive contact and the dielectric layer, such that the phase change catalyst contacts the phase change material film.
3. The device of claim 2, wherein the phase change catalyst includes one of ZnS, ZnS+SiO2, and Al2O3.
4. The memory device of claim 1, wherein the first electrode, the second electrode and the conductive contact are comprised of materials including at least Ti.
5. The memory device of claim 1, wherein the dielectric layer includes one of Si3N4 and TEOS oxide or the phase change material film is formed to have a thickness of about 1000 Å.
6-20. (canceled)
US12/285,523 2005-02-17 2008-10-08 Phase change memory devices and fabrication methods thereof Abandoned US20090039338A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/285,523 US20090039338A1 (en) 2005-02-17 2008-10-08 Phase change memory devices and fabrication methods thereof

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR10-2005-0013143 2005-02-17
KR1020050013143A KR100682937B1 (en) 2005-02-17 2005-02-17 Phase change memory device and fabricating method of the same
US11/336,791 US7449360B2 (en) 2005-02-17 2006-01-23 Phase change memory devices and fabrication methods thereof
US12/285,523 US20090039338A1 (en) 2005-02-17 2008-10-08 Phase change memory devices and fabrication methods thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/336,791 Division US7449360B2 (en) 2005-02-17 2006-01-23 Phase change memory devices and fabrication methods thereof

Publications (1)

Publication Number Publication Date
US20090039338A1 true US20090039338A1 (en) 2009-02-12

Family

ID=36814768

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/336,791 Active 2026-07-30 US7449360B2 (en) 2005-02-17 2006-01-23 Phase change memory devices and fabrication methods thereof
US12/285,523 Abandoned US20090039338A1 (en) 2005-02-17 2008-10-08 Phase change memory devices and fabrication methods thereof

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/336,791 Active 2026-07-30 US7449360B2 (en) 2005-02-17 2006-01-23 Phase change memory devices and fabrication methods thereof

Country Status (4)

Country Link
US (2) US7449360B2 (en)
JP (1) JP2006229238A (en)
KR (1) KR100682937B1 (en)
CN (1) CN1828923A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8377718B2 (en) * 2010-11-10 2013-02-19 Micron Technology, Inc. Methods of forming a crystalline Pr1-xCaxMnO3 (PCMO) material and methods of forming semiconductor device structures comprising crystalline PCMO

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100650753B1 (en) * 2005-06-10 2006-11-27 주식회사 하이닉스반도체 Phase change ram device and method of manufacturing the same
KR100739000B1 (en) * 2006-09-11 2007-07-12 삼성전자주식회사 Methods of forming a phase change memory device
US7940552B2 (en) * 2007-04-30 2011-05-10 Samsung Electronics Co., Ltd. Multiple level cell phase-change memory device having pre-reading operation resistance drift recovery, memory systems employing such devices and methods of reading memory devices
KR100914267B1 (en) * 2007-06-20 2009-08-27 삼성전자주식회사 Resistance changeable memory device and forming thereof
KR101308549B1 (en) * 2007-07-12 2013-09-13 삼성전자주식회사 Multi-level phase change memory device and write method thereof
CN101399314B (en) * 2007-09-25 2010-06-09 财团法人工业技术研究院 Phase-changing storage device and manufacture method thereof
US7719039B2 (en) * 2007-09-28 2010-05-18 Freescale Semiconductor, Inc. Phase change memory structures including pillars
US7811851B2 (en) * 2007-09-28 2010-10-12 Freescale Semiconductor, Inc. Phase change memory structures
KR20100090449A (en) 2009-02-06 2010-08-16 삼성전자주식회사 A semiconductor device including uniform contact plugs and method of manufacturing the same
CN101826596B (en) * 2010-03-31 2012-08-08 中国科学院半导体研究所 Production method of phase-change memory
US10593875B2 (en) * 2018-06-15 2020-03-17 Macronix International Co., Ltd. Self-aligned 3D memory with confined cell

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5444005A (en) * 1993-05-19 1995-08-22 Samsung Electronics Co., Ltd. Method for manufacturing a capacitor of a semiconductor memory device
US20010049189A1 (en) * 1996-07-22 2001-12-06 Zahorik Russell C. Small electrode for chalcogenide memories
US6413812B1 (en) * 1996-05-06 2002-07-02 Micron Technology, Inc. Methods for forming ZPROM using spacers as an etching mask
US6545903B1 (en) * 2001-12-17 2003-04-08 Texas Instruments Incorporated Self-aligned resistive plugs for forming memory cell with phase change material
US20050112896A1 (en) * 2003-11-20 2005-05-26 International Business Machines Corporation Multi-bit phase change memory cell and multi-bit phase change memory including the same, method of forming a multi-bit phase change memory, and method of programming a multi-bit phase change memory
US20060281216A1 (en) * 2005-06-10 2006-12-14 Heon Yong Chang Method of manufacturing a phase change RAM device utilizing reduced phase change current
US7259023B2 (en) * 2004-09-10 2007-08-21 Intel Corporation Forming phase change memory arrays

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5444005A (en) * 1993-05-19 1995-08-22 Samsung Electronics Co., Ltd. Method for manufacturing a capacitor of a semiconductor memory device
US6413812B1 (en) * 1996-05-06 2002-07-02 Micron Technology, Inc. Methods for forming ZPROM using spacers as an etching mask
US20010049189A1 (en) * 1996-07-22 2001-12-06 Zahorik Russell C. Small electrode for chalcogenide memories
US6545903B1 (en) * 2001-12-17 2003-04-08 Texas Instruments Incorporated Self-aligned resistive plugs for forming memory cell with phase change material
US20050112896A1 (en) * 2003-11-20 2005-05-26 International Business Machines Corporation Multi-bit phase change memory cell and multi-bit phase change memory including the same, method of forming a multi-bit phase change memory, and method of programming a multi-bit phase change memory
US7259023B2 (en) * 2004-09-10 2007-08-21 Intel Corporation Forming phase change memory arrays
US20060281216A1 (en) * 2005-06-10 2006-12-14 Heon Yong Chang Method of manufacturing a phase change RAM device utilizing reduced phase change current

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8377718B2 (en) * 2010-11-10 2013-02-19 Micron Technology, Inc. Methods of forming a crystalline Pr1-xCaxMnO3 (PCMO) material and methods of forming semiconductor device structures comprising crystalline PCMO

Also Published As

Publication number Publication date
KR20060092398A (en) 2006-08-23
KR100682937B1 (en) 2007-02-15
US7449360B2 (en) 2008-11-11
CN1828923A (en) 2006-09-06
JP2006229238A (en) 2006-08-31
US20060180803A1 (en) 2006-08-17

Similar Documents

Publication Publication Date Title
US7599216B2 (en) Phase change memory devices and fabrication methods thereof
US7449360B2 (en) Phase change memory devices and fabrication methods thereof
USRE47506E1 (en) Variable resistance memory device
EP1667244B1 (en) Method of fabricating phase change memory device having phase change material layer containing phase change nano particles
US7821809B2 (en) Nonvolatile memory device and method including resistor and transistor
EP1686624B1 (en) Method of fabricating a nonvolatile memory device made of electric resistance material
US7400027B2 (en) Nonvolatile memory device having two or more resistance elements and methods of forming and using the same
US7932506B2 (en) Fully self-aligned pore-type memory cell having diode access device
US8187918B2 (en) Methods of forming multi-level cell of semiconductor memory
KR101069701B1 (en) Phase Change Memory Device Capable of Reducing Reset Current, Method of Manufacturing The Same, And Circuit of The Same
US20070221906A1 (en) Phase-Changeable Memory Devices Including Nitrogen and/or Silicon Dopants
US20070008774A1 (en) Phase change memory device and method of fabricating the same
CN103165607B (en) Semiconductor storage unit and manufacture method thereof
US20100019215A1 (en) Mushroom type memory cell having self-aligned bottom electrode and diode access device
TWI757460B (en) Memory cell switch device
US8294134B2 (en) Phase change memory devices having a current increase unit
CN109285857A (en) Semiconductor device
US10923654B2 (en) Variable resistance memory device
US20090101885A1 (en) Method of producing phase change memory device
US8049202B2 (en) Phase change memory device having phase change material layer containing phase change nano particles
US7985693B2 (en) Method of producing phase change memory device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION