US20090096653A1 - Rf chip including shared converter and transceiver including the rf chip - Google Patents
Rf chip including shared converter and transceiver including the rf chip Download PDFInfo
- Publication number
- US20090096653A1 US20090096653A1 US12/238,707 US23870708A US2009096653A1 US 20090096653 A1 US20090096653 A1 US 20090096653A1 US 23870708 A US23870708 A US 23870708A US 2009096653 A1 US2009096653 A1 US 2009096653A1
- Authority
- US
- United States
- Prior art keywords
- signal
- digital
- analog
- output
- adc
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/36—Modulator circuits; Transmitter circuits
- H04L27/362—Modulation using more than one carrier, e.g. with quadrature carriers, separately amplitude modulated
- H04L27/364—Arrangements for overcoming imperfections in the modulator, e.g. quadrature error or unbalanced I and Q levels
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/18—Input circuits, e.g. for coupling to an antenna or a transmission line
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/20—Modulator circuits; Transmitter circuits
- H04L27/2032—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner
- H04L27/2053—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases
- H04L27/206—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases using a pair of orthogonal carriers, e.g. quadrature carriers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/122—Shared using a single converter or a part thereof for multiple channels, e.g. a residue amplifier for multiple stages
- H03M1/1225—Shared using a single converter or a part thereof for multiple channels, e.g. a residue amplifier for multiple stages using time-division multiplexing
Definitions
- the invention generally relates to a radio frequency (RF) chip and/or a baseband chip for use in a wireless transmitter and/or receiver.
- RF radio frequency
- Embodiments of the invention solve a problem caused by a mismatch in amplitude and/or phase between in-phase (I) and quadrature (Q) signals in such communication devices.
- a communication device including: a baseband signal processing unit configured to output a plurality of analog baseband signals through a corresponding plurality of channels; and a radio frequency (RF) processing unit coupled to the plurality of channels, the RF processing unit configured to convert the plurality of analog baseband signals into a plurality of digital signals using a shared analog-to-digital converter (ADC), the RF processing unit further configured to generate an RF signal based on the plurality of digital signals.
- ADC analog-to-digital converter
- a radio frequency (RF) processing unit configured to receive an RF signal from an external device and output an analog I signal and an analog Q signal based on the RF signal; an analog interface coupled to an output of the RF processing unit, the analog interface having an I channel configured to carry the analog I signal and a Q channel configured to carry the analog Q signal; and a baseband signal processing unit coupled to the analog interface, the baseband signal processing unit having: a analog-to-digital converter (ADC) configured to convert the analog I signal and the analog Q signal to a digital I signal and a digital Q signal, respectively; and an interpolator coupled to an output of the ADC configured to perform an interpolation on one of the digital I signal and the digital Q signal.
- ADC analog-to-digital converter
- radio frequency (RF) chip including: a first switch unit configured to receive a first analog baseband signal through a first channel and a second analog baseband signal through a second channel, the first switch further configured to alternately output the first analog baseband signal and the second analog baseband signal in response to at least one clock signal; an analog-to-digital converter (ADC) connected to an output of the first switch unit, the ADC configured to convert the first analog baseband signal and the second analog baseband signal into a first digital signal and a second digital signal, respectively; and a second switch unit coupled to an output of the ADC, the second switch unit configured to selectively output the first digital signal and the second digital signal.
- ADC analog-to-digital converter
- FIG. 1 is a block diagram of at least a portion of a transceiver
- FIG. 2 is a block diagram of at least a portion of a transceiver according to an embodiment of the invention
- FIG. 3 is a timing diagram for sampling an in-phase (I) signal and a quadrature (Q) signal, and for interpolating the I signal and the Q signal at the radio frequency (RF) chip illustrated in FIG. 2 ;
- FIG. 4 is a circuit diagram of an example of the interpolator illustrated in FIG. 2 ;
- FIG. 5A is a graph of amplitude mismatch between an I signal and a Q signal according to the use and non-use of the interpolator illustrated in FIG. 2
- FIG. 5B is a graph of phase mismatch between an I signal and a Q signal according to the use and non-use of the interpolator illustrated in FIG. 2 ;
- FIG. 6 is a block diagram of at least a portion of a transceiver according to another embodiment of the invention.
- FIG. 1 is a block diagram of at least a portion of a transceiver 100 .
- the transceiver 100 may include a baseband chip 110 for baseband signal processing and an RF chip 120 for high-frequency signal processing.
- the baseband chip 110 and the RF chip 120 communicate through an analog interface.
- the baseband chip 110 includes a modulator 111 , digital-to-analog converters (DACs) 112 and 113 , and filters 114 and 115 .
- the RF chip 120 includes analog-to-digital converters (ADCs) 121 and 122 , and RF Modulator 123 .
- the modulator 111 modulates information such as voice, audio, and video in order to generate an in-phase (I) signal and a quadrature (Q) signal.
- the modulator 111 can be implemented as a digital circuit.
- the DACs 112 and 113 convert the digital I and Q signals into analog I and Q signals, respectively.
- the analog I and Q signals are then filtered by the filters 114 and 115 , respectively, before being output to the RF chip 120 .
- the filter(s) 114 and/or 115 may be or include, for example, a low-pass filter.
- the analog I and Q signal (I SIG and Q SIG, respectively) are provided to the RF chip 120 through their corresponding channels.
- the ADCs 121 and 122 convert the input analog I and Q signals into digital signals.
- the digital I and Q signals are output to the RF modulator 123 .
- the RF modulator 123 converts the digital I and Q signals into a high-frequency RF signal (RF SIG).
- FIG. 2 is a block diagram of at least a portion of a transceiver 200 according to an embodiment of invention.
- FIG. 2 illustrates a transmitter that is configured to generate and transmit a radio frequency (RF) signal.
- RF radio frequency
- the transceiver 200 includes a baseband chip 210 for baseband signal processing and an RF chip 220 for high-frequency signal processing.
- the baseband chip 210 and the RF chip 220 may communicate analog baseband signals I SIG and Q SIG through an analog interface.
- the RF chip 220 receives the analog baseband signals I SIG and Q SIG from the baseband chip 210 through a plurality of channels. For example, the in-phase signal I SIG is input through a first (I) channel and a quadrature signal Q SIG is input through a second (Q) channel.
- the baseband chip 210 may include a modulator 211 , one or more digital-to-analog converters (DACS) 212 and 213 , and one or more filters, e.g., low-pass filters, 214 and 215 .
- the modulator 211 modulates information such as voice, audio, and video in order to generate an I signal and a Q signal.
- the modulator 211 can be implemented as a digital circuit and in this case, the I signal and the Q signal generated by the modulator 211 are digital signals.
- the DACs 212 and 213 convert the digital I signal and the digital Q signal into analog signals.
- the DAC 212 is connected to an I signal output of the modulator 211 in order to convert the digital I signal into an analog signal
- the DAC 213 is connected to a Q signal output of the modulator in order to convert the digital Q signal into an analog signal.
- the I signal and the Q signal are filtered by the filters 214 and 215 , respectively, and the analog signals I SIG and Q SIG are output to the RF chip 220 .
- a single (shared) ADC 222 converts both received signals into digital signals. By doing so, it is possible to reduce a mismatch between amplitudes and/or phases of the I channel and the Q channel that are caused by a mismatch between separate analog circuits.
- the ADC 222 converts the plurality of analog baseband signals into the digital signals, it performs the analog-to-digital conversion alternately on the analog baseband signals in a time-sharing manner. In other words, the ADC 222 alternately samples the analog signals I SIG and Q SIG.
- the RF chip 220 In order to accurately demodulate the information such as voice, audio, and video by using the analog signal I SIG and the analog signal Q SIG, the RF chip 220 must sample the analog signal I SIG and the analog signal Q SIG at almost the same point in time as the analog-to-digital conversion. However, because the analog signal I SIG and the analog signal Q SIG are alternately sampled, a time delay may be generated in one of the I channel and the Q channel. In order to compensate for such time delay, the RF chip 220 may perform interpolation on the digital signal I or the digital signal Q.
- the RF chip 220 may include a switch unit 221 for receiving the plurality of analog baseband signals, the ADC 222 connected to an output of the switch unit 221 , and an RF modulator 223 for generating a high-frequency RF signal based on the analog-to-digital converted baseband signals.
- the RF chip 220 may further include a switch unit 224 between the ADC 222 and the RF modulator 223 , and an interpolator 225 connected to an output of the switch unit 224 .
- the switch unit 221 may include switches SW 1 and SW 2 .
- the switch SW 1 is disposed to correspond to the I channel, and the switch SW 2 is disposed to correspond to the Q channel.
- the switch SW 1 In response to a first clock signal, the switch SW 1 outputs the analog signal I SIG to the ADC 222 .
- the switch SW 2 In response to a second clock signal, the switch SW 2 outputs analog signal Q SIG to the ADC 222 .
- the first clock signal and the second clock signal may have a predetermined phase difference therebetween, and the switch SW 1 and the switch SW 2 are alternately switched.
- the ADC 222 is commonly connected to outputs of the switch SW 1 and the switch SW 2 .
- the ADC 222 converts the analog signals I SIG and Q SIG into digital signals I and Q, respectively.
- the digital I and Q signals are input to the second switch unit 224 .
- the second switch unit 224 is configured to separately output the digital I and Q baseband signals to the RF modulator 223 .
- the second switch unit 224 may include switches SW 3 and SW 4 .
- the switch SW 3 switches the digital I signal output from the ADC 222
- the switch SW 4 switches the digital Q signal output from the ADC 222 .
- the switch SW 3 switches the digital I signal in response to the first clock signal
- the switch SW 4 switches the digital Q signal in response to the second clock signal.
- an input of the interpolator 225 is connected to an output of the switch SW 4 .
- the interpolator 225 thus performs interpolation on the digital Q signal.
- the RF modulator 223 receives baseband signals corresponding to the digital I signal and the digital Q signal and converts them into a high-frequency RF signal RF SIG.
- the interpolator 225 is connected to an output of switch SW 3 rather than to switch SW 4 .
- the interpolator 225 performs interpolation on the digital I signal.
- FIG. 3 is a timing diagram for sampling the analog I signal and the analog Q signal, and for interpolating the analog I signal and the analog Q signal at the RF chip 220 illustrated in FIG. 2 .
- an analog I-signal and an analog Q-signal provided to the RF chip 220 are illustrated.
- a first clock signal CLK 1 and a second clock signal CLK 2 for controlling a switching operation of the first switch unit 221 and/or the second switch unit 224 are illustrated.
- the sampling characteristics of the analog I-signal and the analog Q-signal are also illustrated in FIG. 3 .
- the first clock signal CLK 1 and the second clock signal CLK 2 have a predetermined phase difference therebetween.
- the switch SW 1 of the first switch unit 221 is switched in response to a rising edge of the first clock signal CLK 1 .
- the switch SW 2 of the second switch unit 221 is switched in response to a rising edge of the second clock signal CLK 2 .
- FIG. 3 thus illustrates that a predetermined time delay occurs between a sampling point of the analog I-signal and a sampling point of the analog Q-signal.
- the analog Q signal is sampled at an intermediate point in time between sampling points of the analog I-signal as illustrated in FIG. 3 .
- the Q-signal value is estimated at a point in time indicated by arrows in FIG. 3 .
- the interpolated digital Q-signal value is then output to the RF modulator 223 .
- FIG. 4 is a circuit diagram of an example of the interpolator 225 illustrated in FIG. 2 .
- the interpolator 225 may be a digital filter which receives consecutive digital signals, e.g., digital Q signals, and outputs a single output.
- the interpolator 225 receives the digital Q signals and estimates a Q signal value at the same point in time as a sampling point of the I signal.
- the interpolator 225 may be a 2 nd -order interpolator. If the interpolator 225 is implemented as a higher-order interpolator, a Q signal value can be more accurately estimated, although hardware complexity increases. Implementation of the high-order interpolator will not be described in detail.
- the interpolator 225 illustrated in FIG. 4 receives a Q signal value x[k ⁇ 1] at a time point (k ⁇ 1) and a Q signal value x[k] at a time point k in order to calculate an average value (x[k ⁇ 1 ]+0.5(x[k] ⁇ x[k ⁇ 1])) of the Q signal values.
- the interpolator 225 outputs the average value as an output signal y[k].
- FIG. 5A is a graph of amplitude mismatch between an I signal and a Q signal according to the use and non-use of the 2 nd order interpolator illustrated in FIG. 2 .
- amplitude mismatch between the I channel and the Q channel when either channel undergoes 2 nd -order interpolation is about 0.05 dB.
- the amplitude mismatch between the I channel and the Q channel when neither channel undergoes 2 nd -order interpolation is about 0.79 dB.
- FIG. 5B is a graph of phase mismatch between an I signal and a Q signal according to the use and non-use of the 2 nd order interpolator illustrated in FIG. 2 .
- a phase mismatch between the I channel and the Q channel when either channel undergoes 2 nd -order interpolation is about 0.15 degree
- the phase mismatch between the I channel and the Q channel when neither undergoes 2 nd -order interpolation is about 2.9 degrees.
- FIG. 6 is a block diagram of at least a portion of a transceiver 300 according to another embodiment of the invention.
- FIG. 6 illustrates a receiver for receiving an RF signal and converting the RF signal into baseband signals.
- Some of components illustrated in FIG. 6 function in the same manner as those illustrated in FIG. 2 and thus will not be described in detail.
- the transceiver 300 includes an RF chip 310 and a baseband chip 320 .
- the RF chip 310 receives an RF signal from an external device and converts the RF signal into baseband signals.
- the baseband chip 320 receives the baseband signals, e.g., an I signal and a Q signal, from the RF chip 310 and performs signal processing on the received baseband signals.
- the RF chip 310 may include an RF converter 311 for converting a high-frequency RF signal into analog baseband signals.
- the RF chip 310 and the baseband chip 320 communicate the analog baseband signals through an analog interface.
- the baseband chip 320 converts the analog signals into digital signals and performs signal processing on the digital signals, thereby reconstructing information such as voice, audio, and video.
- the baseband chip 320 of the transceiver 300 converts the I signal and the Q signal into digital signals by using a shared ADC.
- the baseband chip 320 may include a first switch unit 321 , an ADC 322 , and a demodulator 323 .
- the baseband chip 320 may further include a second switch unit 324 connected between the ADC 322 and the demodulator 323 and an interpolator 325 connected between the second switch unit 324 and the demodulator 323 .
- the first switch unit 321 may include a switch SW 11 and a switch SW 12 .
- the switch SW 11 switches an analog I signal provided from the RF chip 310 and the switch SW 12 switches an analog Q signal provided from the RF chip 310 .
- the switch SW 11 may be switched in response to a first clock signal and the switch SW 12 may be switched in response to a second clock signal that has a predetermined phase difference with the first clock signal.
- the ADC 322 alternately receives the analog I signal and the analog Q signal from the first switch unit 321 .
- the interpolator 325 Since the ADC 322 alternately converts the analog I signal and the analog Q signal into digital signals in a time-sharing manner, a time delay occurs between the analog-to-digital converted (or digital) I signal and Q signal.
- the interpolator 325 performs interpolation on either the digital I signal or the digital Q signal, thereby compensating for the time delay (in the embodiment illustrated in FIG. 6 , the interpolator 325 performs interpolation on the Q signal).
- the interpolator 325 operates the same as the interpolator 225 (or its higher-order variants) described above.
- the second switch unit 324 may include a switch SW 13 and a switch SW 14 .
- the switch SW 13 switches the digital I signal in order to provide the digital I signal to the demodulator 323 .
- the switch SW 14 switches the digital Q signal in order to provide the digital Q signal to the demodulator 323 .
- the interpolator 325 is connected with an output of the switch SW 14 in order to perform interpolation on the digital Q signal.
- the interpolator 325 may be connected to an output of the switch SW 13 in order to perform interpolation on the digital I signal, instead
Abstract
Description
- This application claims the benefit of Korean Patent Application No. 10-2007-0102587, filed on Oct. 11, 2007, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
- The invention generally relates to a radio frequency (RF) chip and/or a baseband chip for use in a wireless transmitter and/or receiver. Embodiments of the invention solve a problem caused by a mismatch in amplitude and/or phase between in-phase (I) and quadrature (Q) signals in such communication devices.
- According to an aspect of the invention, there is provided a communication device including: a baseband signal processing unit configured to output a plurality of analog baseband signals through a corresponding plurality of channels; and a radio frequency (RF) processing unit coupled to the plurality of channels, the RF processing unit configured to convert the plurality of analog baseband signals into a plurality of digital signals using a shared analog-to-digital converter (ADC), the RF processing unit further configured to generate an RF signal based on the plurality of digital signals.
- According to another aspect of the invention, there is provided a radio frequency (RF) processing unit configured to receive an RF signal from an external device and output an analog I signal and an analog Q signal based on the RF signal; an analog interface coupled to an output of the RF processing unit, the analog interface having an I channel configured to carry the analog I signal and a Q channel configured to carry the analog Q signal; and a baseband signal processing unit coupled to the analog interface, the baseband signal processing unit having: a analog-to-digital converter (ADC) configured to convert the analog I signal and the analog Q signal to a digital I signal and a digital Q signal, respectively; and an interpolator coupled to an output of the ADC configured to perform an interpolation on one of the digital I signal and the digital Q signal.
- According to another aspect of the invention, there is provided radio frequency (RF) chip including: a first switch unit configured to receive a first analog baseband signal through a first channel and a second analog baseband signal through a second channel, the first switch further configured to alternately output the first analog baseband signal and the second analog baseband signal in response to at least one clock signal; an analog-to-digital converter (ADC) connected to an output of the first switch unit, the ADC configured to convert the first analog baseband signal and the second analog baseband signal into a first digital signal and a second digital signal, respectively; and a second switch unit coupled to an output of the ADC, the second switch unit configured to selectively output the first digital signal and the second digital signal.
- The above and other features and advantages of the invention will become more apparent by describing in detail embodiments thereof with reference to the attached drawings in which:
-
FIG. 1 is a block diagram of at least a portion of a transceiver; -
FIG. 2 is a block diagram of at least a portion of a transceiver according to an embodiment of the invention; -
FIG. 3 is a timing diagram for sampling an in-phase (I) signal and a quadrature (Q) signal, and for interpolating the I signal and the Q signal at the radio frequency (RF) chip illustrated inFIG. 2 ; -
FIG. 4 is a circuit diagram of an example of the interpolator illustrated inFIG. 2 ; -
FIG. 5A is a graph of amplitude mismatch between an I signal and a Q signal according to the use and non-use of the interpolator illustrated inFIG. 2 -
FIG. 5B is a graph of phase mismatch between an I signal and a Q signal according to the use and non-use of the interpolator illustrated inFIG. 2 ; and -
FIG. 6 is a block diagram of at least a portion of a transceiver according to another embodiment of the invention. - Hereinafter, embodiments of the invention will be described in detail with reference to the accompanying drawings. It should be noted that like reference numerals refer to like elements illustrated in one or more of the drawings. In the following description of the invention, a detailed description of known functions and configurations will be omitted for conciseness and clarity.
-
FIG. 1 is a block diagram of at least a portion of atransceiver 100. As illustrated inFIG. 1 , thetransceiver 100 may include abaseband chip 110 for baseband signal processing and anRF chip 120 for high-frequency signal processing. Thebaseband chip 110 and theRF chip 120 communicate through an analog interface. - The
baseband chip 110 includes amodulator 111, digital-to-analog converters (DACs) 112 and 113, andfilters RF chip 120 includes analog-to-digital converters (ADCs) 121 and 122, and RF Modulator 123. - The
modulator 111 modulates information such as voice, audio, and video in order to generate an in-phase (I) signal and a quadrature (Q) signal. With the development of digital signal processing technologies, themodulator 111 can be implemented as a digital circuit. TheDACs filters RF chip 120. The filter(s) 114 and/or 115 may be or include, for example, a low-pass filter. - The analog I and Q signal (I SIG and Q SIG, respectively) are provided to the
RF chip 120 through their corresponding channels. TheADCs RF modulator 123. TheRF modulator 123 converts the digital I and Q signals into a high-frequency RF signal (RF SIG). -
FIG. 2 is a block diagram of at least a portion of atransceiver 200 according to an embodiment of invention. In particular,FIG. 2 illustrates a transmitter that is configured to generate and transmit a radio frequency (RF) signal. - The
transceiver 200 includes abaseband chip 210 for baseband signal processing and anRF chip 220 for high-frequency signal processing. Preferably, thebaseband chip 210 and theRF chip 220 may communicate analog baseband signals I SIG and Q SIG through an analog interface. TheRF chip 220 receives the analog baseband signals I SIG and Q SIG from thebaseband chip 210 through a plurality of channels. For example, the in-phase signal I SIG is input through a first (I) channel and a quadrature signal Q SIG is input through a second (Q) channel. - The
baseband chip 210 may include amodulator 211, one or more digital-to-analog converters (DACS) 212 and 213, and one or more filters, e.g., low-pass filters, 214 and 215. Themodulator 211 modulates information such as voice, audio, and video in order to generate an I signal and a Q signal. With the development of digital signal processing technologies, themodulator 211 can be implemented as a digital circuit and in this case, the I signal and the Q signal generated by themodulator 211 are digital signals. - The
DACs DAC 212 is connected to an I signal output of themodulator 211 in order to convert the digital I signal into an analog signal and theDAC 213 is connected to a Q signal output of the modulator in order to convert the digital Q signal into an analog signal. The I signal and the Q signal are filtered by thefilters RF chip 220. - Although the
RF chip 220 receives the analog signals I SIG and Q SIG on separate channels, a single (shared)ADC 222 converts both received signals into digital signals. By doing so, it is possible to reduce a mismatch between amplitudes and/or phases of the I channel and the Q channel that are caused by a mismatch between separate analog circuits. - When the ADC 222 converts the plurality of analog baseband signals into the digital signals, it performs the analog-to-digital conversion alternately on the analog baseband signals in a time-sharing manner. In other words, the
ADC 222 alternately samples the analog signals I SIG and Q SIG. - In order to accurately demodulate the information such as voice, audio, and video by using the analog signal I SIG and the analog signal Q SIG, the
RF chip 220 must sample the analog signal I SIG and the analog signal Q SIG at almost the same point in time as the analog-to-digital conversion. However, because the analog signal I SIG and the analog signal Q SIG are alternately sampled, a time delay may be generated in one of the I channel and the Q channel. In order to compensate for such time delay, theRF chip 220 may perform interpolation on the digital signal I or the digital signal Q. - Accordingly, the
RF chip 220 may include aswitch unit 221 for receiving the plurality of analog baseband signals, theADC 222 connected to an output of theswitch unit 221, and anRF modulator 223 for generating a high-frequency RF signal based on the analog-to-digital converted baseband signals. TheRF chip 220 may further include aswitch unit 224 between theADC 222 and theRF modulator 223, and aninterpolator 225 connected to an output of theswitch unit 224. - The
switch unit 221 may include switches SW1 and SW2. The switch SW1 is disposed to correspond to the I channel, and the switch SW2 is disposed to correspond to the Q channel. In response to a first clock signal, the switch SW1 outputs the analog signal I SIG to theADC 222. In response to a second clock signal, the switch SW2 outputs analog signal Q SIG to theADC 222. The first clock signal and the second clock signal may have a predetermined phase difference therebetween, and the switch SW1 and the switch SW2 are alternately switched. - The ADC 222 is commonly connected to outputs of the switch SW1 and the switch SW2. The
ADC 222 converts the analog signals I SIG and Q SIG into digital signals I and Q, respectively. - The digital I and Q signals are input to the
second switch unit 224. Thesecond switch unit 224 is configured to separately output the digital I and Q baseband signals to theRF modulator 223. Thesecond switch unit 224 may include switches SW3 and SW4. The switch SW3 switches the digital I signal output from theADC 222, and the switch SW4 switches the digital Q signal output from theADC 222. Preferably, the switch SW3 switches the digital I signal in response to the first clock signal, and the switch SW4 switches the digital Q signal in response to the second clock signal. - In the illustrated embodiment, an input of the
interpolator 225 is connected to an output of the switch SW4. Theinterpolator 225 thus performs interpolation on the digital Q signal. The RF modulator 223 receives baseband signals corresponding to the digital I signal and the digital Q signal and converts them into a high-frequency RF signal RF SIG. - The invention is not limited to the example illustrated in
FIG. 2 . For instance, in an alternative embodiment, theinterpolator 225 is connected to an output of switch SW3 rather than to switch SW4. In such an alternative embodiment, theinterpolator 225 performs interpolation on the digital I signal. - An operation associated with the analog-to-digital conversion of the
transceiver 200 illustrated inFIG. 2 will be described in detail with reference toFIG. 3 . -
FIG. 3 is a timing diagram for sampling the analog I signal and the analog Q signal, and for interpolating the analog I signal and the analog Q signal at theRF chip 220 illustrated inFIG. 2 . InFIG. 3 , an analog I-signal and an analog Q-signal provided to theRF chip 220 are illustrated. In addition, a first clock signal CLK1 and a second clock signal CLK2 for controlling a switching operation of thefirst switch unit 221 and/or thesecond switch unit 224 are illustrated. The sampling characteristics of the analog I-signal and the analog Q-signal are also illustrated inFIG. 3 . - To alternately provide the analog I-signal and the analog Q-signal to the
ADC 222, the first clock signal CLK1 and the second clock signal CLK2 have a predetermined phase difference therebetween. The switch SW1 of thefirst switch unit 221 is switched in response to a rising edge of the first clock signal CLK1. The switch SW2 of thesecond switch unit 221 is switched in response to a rising edge of the second clock signal CLK2.FIG. 3 thus illustrates that a predetermined time delay occurs between a sampling point of the analog I-signal and a sampling point of the analog Q-signal. - For example, when the first clock signal CLK1 and the second clock signal CLK2 have a phase difference corresponding to a half cycle therebetween, the analog Q signal is sampled at an intermediate point in time between sampling points of the analog I-signal as illustrated in
FIG. 3 . Thus, it is necessary to estimate a Q-signal value corresponding to a sampling point of the analog I-signal by using the sampled analog Q-signal. By performing interpolation on the analog-to-digital converted (or digital) Q-signal, the Q-signal value is estimated at a point in time indicated by arrows inFIG. 3 . The interpolated digital Q-signal value is then output to theRF modulator 223. - The interpolation will be described in detail with reference to
FIG. 4 . -
FIG. 4 is a circuit diagram of an example of theinterpolator 225 illustrated inFIG. 2 . Theinterpolator 225 may be a digital filter which receives consecutive digital signals, e.g., digital Q signals, and outputs a single output. Theinterpolator 225 receives the digital Q signals and estimates a Q signal value at the same point in time as a sampling point of the I signal. - As illustrated in
FIG. 4 , theinterpolator 225 may be a 2nd-order interpolator. If theinterpolator 225 is implemented as a higher-order interpolator, a Q signal value can be more accurately estimated, although hardware complexity increases. Implementation of the high-order interpolator will not be described in detail. - The
interpolator 225 illustrated inFIG. 4 receives a Q signal value x[k−1] at a time point (k−1) and a Q signal value x[k] at a time point k in order to calculate an average value (x[k−1]+0.5(x[k]−x[k−1])) of the Q signal values. Theinterpolator 225 outputs the average value as an output signal y[k]. -
FIG. 5A is a graph of amplitude mismatch between an I signal and a Q signal according to the use and non-use of the 2nd order interpolator illustrated inFIG. 2 . As can be seen fromFIG. 5A , amplitude mismatch between the I channel and the Q channel when either channel undergoes 2nd-order interpolation is about 0.05 dB. By contrast, the amplitude mismatch between the I channel and the Q channel when neither channel undergoes 2nd-order interpolation is about 0.79 dB. -
FIG. 5B is a graph of phase mismatch between an I signal and a Q signal according to the use and non-use of the 2nd order interpolator illustrated inFIG. 2 . As can be seen fromFIG. 5B , a phase mismatch between the I channel and the Q channel when either channel undergoes 2nd-order interpolation is about 0.15 degree, By comparison, the phase mismatch between the I channel and the Q channel when neither undergoes 2nd-order interpolation is about 2.9 degrees. -
FIG. 6 is a block diagram of at least a portion of atransceiver 300 according to another embodiment of the invention. In particular,FIG. 6 illustrates a receiver for receiving an RF signal and converting the RF signal into baseband signals. Some of components illustrated inFIG. 6 function in the same manner as those illustrated inFIG. 2 and thus will not be described in detail. - Referring to
FIG. 6 , thetransceiver 300 includes anRF chip 310 and abaseband chip 320. TheRF chip 310 receives an RF signal from an external device and converts the RF signal into baseband signals. Thebaseband chip 320 receives the baseband signals, e.g., an I signal and a Q signal, from theRF chip 310 and performs signal processing on the received baseband signals. TheRF chip 310 may include anRF converter 311 for converting a high-frequency RF signal into analog baseband signals. - The
RF chip 310 and thebaseband chip 320 communicate the analog baseband signals through an analog interface. Thebaseband chip 320 converts the analog signals into digital signals and performs signal processing on the digital signals, thereby reconstructing information such as voice, audio, and video. - The
baseband chip 320 of thetransceiver 300 converts the I signal and the Q signal into digital signals by using a shared ADC. To this end, thebaseband chip 320 may include afirst switch unit 321, anADC 322, and ademodulator 323. Thebaseband chip 320 may further include asecond switch unit 324 connected between theADC 322 and thedemodulator 323 and aninterpolator 325 connected between thesecond switch unit 324 and thedemodulator 323. - The
first switch unit 321 may include a switch SW11 and a switch SW12. The switch SW11 switches an analog I signal provided from theRF chip 310 and the switch SW12 switches an analog Q signal provided from theRF chip 310. The switch SW11 may be switched in response to a first clock signal and the switch SW12 may be switched in response to a second clock signal that has a predetermined phase difference with the first clock signal. Thus, theADC 322 alternately receives the analog I signal and the analog Q signal from thefirst switch unit 321. - Since the
ADC 322 alternately converts the analog I signal and the analog Q signal into digital signals in a time-sharing manner, a time delay occurs between the analog-to-digital converted (or digital) I signal and Q signal. Thus, theinterpolator 325 performs interpolation on either the digital I signal or the digital Q signal, thereby compensating for the time delay (in the embodiment illustrated inFIG. 6 , theinterpolator 325 performs interpolation on the Q signal). Theinterpolator 325 operates the same as the interpolator 225 (or its higher-order variants) described above. - The
second switch unit 324 may include a switch SW13 and a switch SW14. The switch SW13 switches the digital I signal in order to provide the digital I signal to thedemodulator 323. The switch SW14 switches the digital Q signal in order to provide the digital Q signal to thedemodulator 323. Theinterpolator 325 is connected with an output of the switch SW14 in order to perform interpolation on the digital Q signal. In an alternative embodiment, theinterpolator 325 may be connected to an output of the switch SW13 in order to perform interpolation on the digital I signal, instead - Since only the
single ADC 322 is used to convert multiple baseband signals, a problem that may be caused by mismatch between analog circuits can be avoided and the number of devices required for chip implementation can be reduced, thus leading to advantages in terms of chip area and power consumption. Moreover, by performing interpolation, a time delay between the digital I signal and the digital Q signal provided to thedemodulator 323 can be minimized. - While the invention has been particularly shown and described with reference to embodiments thereof, it will be understood by one of ordinary skill in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the present invention as defined by the following claims. For example, although the invention is described with respect to transceivers, the features described herein can also be used in a standalone transmitter or a standalone receiver.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2007-0102587 | 2007-10-11 | ||
KR1020070102587A KR101460664B1 (en) | 2007-10-11 | 2007-10-11 | Rf Chip including a shared converter and Transceiver having the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090096653A1 true US20090096653A1 (en) | 2009-04-16 |
US7880656B2 US7880656B2 (en) | 2011-02-01 |
Family
ID=40533663
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/238,707 Expired - Fee Related US7880656B2 (en) | 2007-10-11 | 2008-09-26 | RF chip including shared converter and transceiver including the RF chip |
Country Status (2)
Country | Link |
---|---|
US (1) | US7880656B2 (en) |
KR (1) | KR101460664B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8994571B1 (en) * | 2009-12-09 | 2015-03-31 | Marvell International Ltd. | Compact high-speed analog-to-digital converter for both I and Q analog to digital conversion |
EP3147943A1 (en) * | 2015-09-28 | 2017-03-29 | Altera Corporation | Multi-level signaling for on-package chip-to-chip interconnect through silicon bridge |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4578678A (en) * | 1983-11-14 | 1986-03-25 | The United States Of America As Represented By The United States National Aeronautics And Space Administration | High dynamic global positioning system receiver |
US5715281A (en) * | 1995-02-21 | 1998-02-03 | Tait Electronics Limited | Zero intermediate frequency receiver |
US20030142639A1 (en) * | 2002-01-31 | 2003-07-31 | Joseph Cheung | Buffer-based GPS and CDMA pilot searcher |
US20050025181A1 (en) * | 2003-05-02 | 2005-02-03 | Ala Nazari | Service advisor |
US7139332B2 (en) * | 2002-05-17 | 2006-11-21 | Broadcom Corporation | Quadrature receiver sampling architecture |
US7183949B2 (en) * | 2004-06-16 | 2007-02-27 | Samsung Electronics Co., Ltd. | Analog baseband processor and method of processing analog baseband for use in multimode communication system |
US7227910B2 (en) * | 2000-06-28 | 2007-06-05 | Telefonaktiebolaget Lm Ericsson (Publ) | Communication device with configurable sigma-delta modulator |
US7388931B1 (en) * | 2002-06-12 | 2008-06-17 | Marvell International Ltd. | ADC architecture for wireless applications |
US20080317160A1 (en) * | 2007-03-13 | 2008-12-25 | Fred Tzeng | Code-modulated path-sharing multi-signal systems |
US20090104884A1 (en) * | 2007-10-19 | 2009-04-23 | Samsung Electronics Co., Ltd. | Apparatus and method for receiving signal in multiple input multiple output system |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3362427B2 (en) | 1993-01-05 | 2003-01-07 | ソニー株式会社 | Quadrature detector |
JP2000236285A (en) | 1999-02-16 | 2000-08-29 | Nec Corp | Cdma radio receiver |
JP4034753B2 (en) | 2004-04-06 | 2008-01-16 | 株式会社東芝 | Wireless receiver |
KR100599099B1 (en) | 2005-02-07 | 2006-07-12 | 삼성전자주식회사 | Receiver of wireless communication system and compensating method of i/q phase mismatching thereof |
KR20070081823A (en) * | 2006-02-14 | 2007-08-20 | 삼성전자주식회사 | Apparatus for rf receiver in mobile communication terminal |
-
2007
- 2007-10-11 KR KR1020070102587A patent/KR101460664B1/en not_active IP Right Cessation
-
2008
- 2008-09-26 US US12/238,707 patent/US7880656B2/en not_active Expired - Fee Related
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4578678A (en) * | 1983-11-14 | 1986-03-25 | The United States Of America As Represented By The United States National Aeronautics And Space Administration | High dynamic global positioning system receiver |
US5715281A (en) * | 1995-02-21 | 1998-02-03 | Tait Electronics Limited | Zero intermediate frequency receiver |
US7227910B2 (en) * | 2000-06-28 | 2007-06-05 | Telefonaktiebolaget Lm Ericsson (Publ) | Communication device with configurable sigma-delta modulator |
US20030142639A1 (en) * | 2002-01-31 | 2003-07-31 | Joseph Cheung | Buffer-based GPS and CDMA pilot searcher |
US7139332B2 (en) * | 2002-05-17 | 2006-11-21 | Broadcom Corporation | Quadrature receiver sampling architecture |
US7388931B1 (en) * | 2002-06-12 | 2008-06-17 | Marvell International Ltd. | ADC architecture for wireless applications |
US20050025181A1 (en) * | 2003-05-02 | 2005-02-03 | Ala Nazari | Service advisor |
US7183949B2 (en) * | 2004-06-16 | 2007-02-27 | Samsung Electronics Co., Ltd. | Analog baseband processor and method of processing analog baseband for use in multimode communication system |
US20080317160A1 (en) * | 2007-03-13 | 2008-12-25 | Fred Tzeng | Code-modulated path-sharing multi-signal systems |
US20090104884A1 (en) * | 2007-10-19 | 2009-04-23 | Samsung Electronics Co., Ltd. | Apparatus and method for receiving signal in multiple input multiple output system |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8994571B1 (en) * | 2009-12-09 | 2015-03-31 | Marvell International Ltd. | Compact high-speed analog-to-digital converter for both I and Q analog to digital conversion |
EP3147943A1 (en) * | 2015-09-28 | 2017-03-29 | Altera Corporation | Multi-level signaling for on-package chip-to-chip interconnect through silicon bridge |
CN106844246A (en) * | 2015-09-28 | 2017-06-13 | 阿尔特拉公司 | For the multilevel signalling that chip in the encapsulation by silicon bridge to chip is interconnected |
Also Published As
Publication number | Publication date |
---|---|
KR20090037123A (en) | 2009-04-15 |
US7880656B2 (en) | 2011-02-01 |
KR101460664B1 (en) | 2014-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101121694B1 (en) | Transmitting circuit, wireless communication apparatus, and timing adjustment method for transmitting circuit | |
US7088278B2 (en) | Multiple input analog-to-digital conversion apparatus and radio receiver using the same | |
KR100593176B1 (en) | Analog Baseband Processing Apparatus used to Multi-mode and Method of the Signal Processing using the same | |
JP5022672B2 (en) | Sampling mixer and receiver | |
EP2119005B1 (en) | Apparatus comprising frequency selective circuit and method | |
KR19990007275A (en) | How to sample, downconvert, and digitize bandpass signals using digital predictive coders | |
US8542773B2 (en) | Digital RF converter, digital RF modulator and transmitter including the same | |
US9813086B2 (en) | RF transmitter, integrated circuit device, wireless communication unit and method therefor | |
KR20050084570A (en) | Complex-if digital receiver | |
US6611570B1 (en) | Programmable digital intermediate frequency transceiver | |
US8050639B2 (en) | Multi-antenna communication apparatus | |
US11206163B2 (en) | Radio frequency (RF) to digital polar data converter and time-to-digital converter based time domain signal processing receiver | |
US7609194B2 (en) | Clock signal generating device and analog-digital conversion device | |
US9088298B2 (en) | Mixed mode time interleaved digital-to-analog converter for radio-frequency applications | |
US7190293B2 (en) | Sigma-delta analog-to-digital converter and method for reducing harmonics | |
JP3628463B2 (en) | Delta-sigma A / D converter | |
US7880656B2 (en) | RF chip including shared converter and transceiver including the RF chip | |
US10911161B2 (en) | RF transmitter and auxiliary receiver to capture transmit signal data to compensate for transmit signal impairments | |
EP1367722A2 (en) | Apparatus for generating at least one digital output signal representative of an analog signal | |
US7020221B2 (en) | System and method for an IF-sampling transceiver | |
US7612696B2 (en) | Method and system for decimating a pulse width modulated (PWM) signal | |
KR100710123B1 (en) | Receiving circuit and method for compensating gain ripple and group delay of filter | |
US7668249B1 (en) | Oversampling rate converter with timing control for a digital radio frequency transmitter modulator | |
JP4843347B2 (en) | Receiving system | |
US8994571B1 (en) | Compact high-speed analog-to-digital converter for both I and Q analog to digital conversion |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AHN, HYUNG KI;REEL/FRAME:021614/0665 Effective date: 20080905 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190201 |