US20090167720A1 - Multiple capacitance measuring circuits and methods - Google Patents
Multiple capacitance measuring circuits and methods Download PDFInfo
- Publication number
- US20090167720A1 US20090167720A1 US12/335,685 US33568508A US2009167720A1 US 20090167720 A1 US20090167720 A1 US 20090167720A1 US 33568508 A US33568508 A US 33568508A US 2009167720 A1 US2009167720 A1 US 2009167720A1
- Authority
- US
- United States
- Prior art keywords
- voltage signal
- ramp
- ramps
- voltage
- delay
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01D—MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
- G01D5/00—Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable
- G01D5/12—Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means
- G01D5/14—Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means influencing the magnitude of a current or voltage
- G01D5/24—Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means influencing the magnitude of a current or voltage by varying capacitance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0416—Control or interface arrangements specially adapted for digitisers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0416—Control or interface arrangements specially adapted for digitisers
- G06F3/04166—Details of scanning methods, e.g. sampling time, grouping of sub areas or time sharing with display driving
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0416—Control or interface arrangements specially adapted for digitisers
- G06F3/0418—Control or interface arrangements specially adapted for digitisers for error correction or compensation, e.g. based on parallax, calibration or alignment
- G06F3/04182—Filtering of noise external to the device and not generated by digitiser components
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/94—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the way in which the control signals are generated
- H03K17/96—Touch switches
- H03K17/962—Capacitive touch switches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2203/00—Indexing scheme relating to G06F3/00 - G06F3/048
- G06F2203/041—Indexing scheme relating to G06F3/041 - G06F3/045
- G06F2203/04107—Shielding in digitiser, i.e. guard or shielding arrangements, mostly for capacitive touchscreens, e.g. driven shields, driven grounds
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
- G06F3/0444—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means using a single conductive element covering the whole sensing surface, e.g. by sensing the electrical current flowing at the corners
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
- G06F3/0446—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means using a grid-like structure of electrodes in at least two directions, e.g. using row and column electrodes
Definitions
- the present invention relates generally to circuits and methods for measuring multiple capacitances, and to systems such as capacitive touch sensing systems that utilize multiple capacitance measuring circuits and methods, and in particular to mitigating current flow between capacitance measurement locations in such circuits and methods.
- Touch sensitive devices allow a user to conveniently interface with electronic systems and displays by reducing or eliminating the need for mechanical buttons, keypads, keyboards, and pointing devices. For example, a user can carry out a complicated sequence of instructions by simply touching an on-display touch screen at a location identified by an icon.
- the input is sensed when a conductive object in the sensor is capacitively coupled to a conductive touch implement such as a user's finger.
- Such devices measure capacitance at multiple locations due to the touch disturbance, and use the measured capacitances to determine touch position.
- the present invention provides methods (and corresponding circuitry) for use in a touch sensor device that measures capacitances at a plurality of locations on a touch surface in response to a touch object coupling to the touch surface at a touch position, the capacitances being measured by applying electrical charge to the plurality of locations to ramp respective voltage signals between a first reference level and a second reference level.
- Such methods include controlling the phase of the voltage signal ramps to mitigate currents flowing between the locations.
- controlling the phase of the voltage signal ramps includes concurrently starting the voltage signal ramps, for example by effecting a delay on at least one signal channel that has reached a voltage threshold, or by regulating all the voltage ramps according to a fixed frequency.
- time differentials between when respective voltage signal ramps reach a threshold level can be determined, and subsequent ramp starting times can be adjusted in response.
- the present invention provides methods for use with a device that measures capacitances at a plurality of locations, each location associated with a capacitance measurement channel to ramp respective voltage signals on the respective capacitances.
- Such methods include (a) concurrently initiating forward-direction voltage signal ramps on multiple channels, and (b) effecting a delay on the forward-direction voltage signal ramp of at least one channel in response to reaching a voltage signal threshold.
- such methods can further include (c) concurrently initiating reverse-direction voltage signal ramps on the multiple channels, and (d) effecting a delay on the reverse-direction voltage signal ramp of at least one channel in response to reaching a low voltage signal threshold.
- Such alternate forward and reverse ramping can be repeated a desired number of times.
- the present invention provides capacitive touch sensor devices for determining touch position by measuring capacitances at a plurality of locations on a touch surface in response to a touch object coupling to the touch surface at the touch position.
- capacitive touch sensor devices include circuitry associated with each location to ramp respective voltage signals between a first reference level and a second reference level by applying an electrical charge, and circuitry to control the phase of the voltage signal ramps to mitigate currents flowing between the locations.
- FIGS. 1A and 1B schematically show exemplary touch sensor systems useful in certain embodiments of the present invention
- FIG. 2 schematically shows an exemplary control circuit useful in certain embodiments of the present invention
- FIG. 3 schematically shows a timing diagram indicating operation of a multiple capacitance measurement circuit in accordance with certain embodiments of the present invention
- FIG. 4 schematically shows a timing diagram indicating operation of a multiple capacitance measurement circuit in accordance with certain embodiments of the present invention
- FIG. 5 schematically shows a timing diagram indicating operation of a multiple capacitance measurement circuit in accordance with certain embodiments of the present invention
- FIG. 6 schematically shows a timing diagram indicating operation of a multiple capacitance measurement circuit in accordance with certain embodiments of the present invention
- FIG. 7 schematically shows a portion of an exemplary control circuit useful in certain embodiments of the present invention.
- FIG. 8 schematically shows an exemplary accumulator circuit useful in certain embodiments of the present invention.
- the present disclosure is generally directed to mitigating current flow between capacitance measurement locations in multiple capacitance measurement circuits and methods.
- voltage signal ramps are used to determine capacitance at multiple locations
- current flow between measurement locations can be mitigated by controlling the phase of the voltage signal ramps.
- individual voltage ramp cycles can be concurrently initiated to keep the ramps in phase. In certain embodiments, this can be accomplished by effecting a delay in measurement channels that have reached a voltage ramp threshold until other measurement channels have also reached the threshold.
- the voltage signal ramps can be regulated by a preset ramping period so that they are kept in phase.
- detected differences in ramping periods can be used to adjust the relative start times of subsequent ramping periods, for example to match the voltage levels of the ramps in the middle of the respective ramp periods to reduce the net current flow between measurement locations.
- FIGS. 1A and 1B illustrate touch sensor examples of capacitance measurement devices suitable for implementing various embodiments of the present invention.
- the devices shown determine information related to a touch object coupled to the sensor surface by measuring capacitance, or relative capacitance, at a plurality of locations on the sensor surface due to the presence of the touch object.
- device 10 in FIG. 1A represents a 4-wire capacitive sensor system (also called analog capacitive) in which capacitances C x 1 through C x 4 , shown located at the corners of sensor 12 , are measured by controller 14 .
- Sensor 12 can be a continuous resistive layer (such as the capacitive touch sensors commercially available from 3M Touch Systems, Inc.
- device 20 in FIG. 1B represents a matrix capacitive sensor system that includes orthogonal sets of electrodes, and a controller 24 that measures the capacitance on each of the electrodes (such as disclosed in U.S. Pat. Publication 2007/0074913, which is hereby fully incorporated into this document).
- Embodiments of the present invention can also be used to measure capacitance for button and switch applications (individually or in an array), for linear slider controls, and so forth.
- system 10 in FIG. 1A shows a 4-wire touch embodiment, including a touch controller 14 coupled to a microprocessor 16 and to an analog capacitive sensor 12 .
- controller 14 performs functions such as touch signal conditioning, data conversion, and real-time processing, while microprocessor 16 performs functions such as filtering and touch coordinate calculation.
- Controller 14 drives sensor 12 at the capacitance measurement locations using current sources 18 a through 18 d .
- current sources 18 a through 18 d When a conductive touch object is coupled to sensor 12 , the resulting capacitance is measured at each corner, represented by lumped capacitances C x 1 through C x 4 .
- exemplary embodiments are described herein in terms of current drive circuits.
- system 20 in FIG. 1B shows a matrix touch sensor embodiment, including a touch controller 24 coupled to a microprocessor 26 and to matrix capacitive sensor 30 .
- controller 24 performs functions such as touch signal conditioning, data conversion, and real-time processing, while microprocessor 26 performs functions such as filtering and touch coordinate calculation.
- controller 24 drives sensor 30 via nine current sources 28 a through 28 i , each current source coupled to a different sensing electrode.
- the electrodes are arranged as orthogonal sets of linear bars, including bottom electrodes 32 and top electrodes 36 through 39 .
- a parasitic capacitance (not indicated) couples bottom electrodes 32 to ground and top electrodes 36 through 39 to ground.
- sensor 30 includes an electrically conductive shield 31 to mitigate currents that might otherwise flow due to parasitic capacitances.
- Shield 30 may be connected to a fixed voltage (not indicated) or it may be driven with an AC electrical signal Vs, which can for example be equal to the voltage signals applied to electrodes 32 . Reducing the AC voltage difference between shield 31 and electrodes 32 , and between shield 31 and electrodes 36 through 39 , reduces capacitive currents that may flow through mutual (parasitic) capacitances. This is desirable because parasitic capacitance tends to reduce sensitivity to changes in touch capacitance.
- FIG. 2 exemplifies a controller 60 having four timed-slope analog-to-digital converters 61 through 64 that are respectively used to measure capacitances C x 1 through C x 4 .
- timed-slope converter 61 is shown in detail, it will be appreciated that each of timed-slope converters 62 , 63 and 64 include corresponding components.
- separate measurement channels are used for each capacitance measurement location, which in the case of a matrix touch sensor may be equivalent to the number of individual electrodes (e.g., sixteen measurement locations for an eight-by-eight electrode matrix).
- timed-slope converters are somewhat similar to dual-slope converters, each converter configured to generate forward (+) and reverse ( ⁇ ) ramp signals by alternately injecting forward direction and reverse direction currents from current sources into capacitances C x 1 through C x 4 .
- timed-slope converter 61 includes current sources IS 1 + and IS 1 ⁇ (and, although not indicated, by consistent nomenclature, timed-slope converter 62 includes current sources IS 2 + and IS 2 ⁇ , timed-slope converter 63 includes current sources IS 3 + and IS 3 ⁇ , timed-slope converter 64 includes current sources IS 4 + and IS 4 ⁇ , with IS+ and IS ⁇ being used herein to indicate any or all of the current sources as indicated by context).
- Time-slope converter 61 also includes a comparator A 1 that provides a trigger Trig 1 to control logic 79 when a high threshold is reached during a voltage ramp using IS 1 +, or when a low threshold is reached during a voltage ramp using IS 1 ⁇ .
- timed-slope converter 62 includes a comparator A 2 that provides a trigger Trig 2 , and so forth.
- V 1 , V 2 , V 3 , and V 4 will have ramps of equal slope.
- C x 1 through C x 4 are typically close in value (for example, within about 30% of one another).
- a touch input to the sensor generally will have the effect of increasing one (or more) of the capacitances relative to the others, resulting in a slower ramp on the voltage signal of the channel having the greater capacitance.
- Differences in slopes result in differences in time required to ramp to a threshold voltage level (for example up from a low reference level such as 1 ⁇ 3 Vcc, or down from a high reference level such as 2 ⁇ 3 Vcc).
- the accumulated ramp times for the voltage signals V 1 through V 4 are measured concurrently over an integration period, and the measured differences between the accumulated ramp times are used to indicate the differences in capacitance among C x 1 through C x 4 .
- the counter 71 also denoted Ctr 1
- the low and high voltage thresholds (denoted herein ⁇ Vth and +Vth) are the switching points of hysteresis comparators (Schmitt triggers) A 1 through A 4 (only A 1 shown in FIG. 2 ).
- Ramp signals V 1 through V 4 are generated by alternately turning on forward and reverse current generators, such as IS 1 + and IS 1 ⁇ , at a desired rate.
- a constant current flows into C x 1 , generating an increasing voltage signal ramp.
- the V 1 signal will ramp up until comparator A 1 triggers at +Vth.
- IS 1 + turns off.
- a voltage signal ramp down then occurs when source IS 1 ⁇ turns on, and can continue until comparator A 1 is triggered at threshold ⁇ Vth.
- the ramp up, ramp down cycle is repeated a desired number of times depending on required measurement resolution, response times, and so forth.
- Each of the timed-slope converters is connected to circuitry 65 that can include the integration counter or other counters that control all of the channels (such as a clip counter as exemplified in FIG. 4 , or a period counter as exemplified in FIGS. 5 and 6 ), as well as serial I/O ports (SI/O) and an interrupt request port (IRQ) coupled to a microprocessor (not shown), for example.
- circuitry 65 can include the integration counter or other counters that control all of the channels (such as a clip counter as exemplified in FIG. 4 , or a period counter as exemplified in FIGS. 5 and 6 ), as well as serial I/O ports (SI/O) and an interrupt request port (IRQ) coupled to a microprocessor (not shown), for example.
- SI/O serial I/O ports
- IRQ interrupt request port
- FIG. 3 indicates a time sequence for an example circuit operation in the case where C x 2 , C x 3 , and C x 4 are equal and C x 1 is larger than C x 2 , C x 3 , and C x 4 (the ramps in FIG. 3 could represent, for example, C x 1 being about 15% larger).
- FIG. 3 indicates ramping of signals V 1 through V 4 between thresholds ⁇ Vth and +Vth, when the comparator triggers Trig 1 through Trig 4 go high and low, when the IS+ and IS ⁇ currents are turned on and off, the accumulated counts in the counters Ctr 1 and Ctr 2 through Ctr 4 , and the main clock MClk cycles. Also indicated in FIG.
- FIGS. 4 through 6 are various times t 0 through t 16 at which various events take place. It should be noted that dashed lines are generally used to represent parameters associated with timed-slope converter 61 (measurement channel 1 ), and contiguous lines are generally used to represent parameters associated with the timed-slope converters 62 through 64 (measurement channels 2 through 4 ). The same conventions are used in FIGS. 4 through 6 .
- the main clock MClk frequency can be any suitable frequency that provides multiple clock cycles over an expected range of ramping times, for example the MClk frequency may be about 10 MHz to 30 MHz.
- the periods of the ramp signals V 1 through V 4 (i.e., one full ramp up, ramp down cycle) have frequencies controlled by the magnitudes of currents from sources IS+ and IS ⁇ , and the capacitances C x .
- the frequencies of the voltage ramps might be in a range of about 20 KHz to about 200 KHz.
- a measurement sequence starts on the rising edge of an MClk cycle, shown at t 0 in FIG. 3 .
- Four counters Ctr 1 through Ctr 4 increment counts at the end of each MClk cycle for each of the respective signals V 1 through V 4 as they ramp.
- the counter for each signal stops incrementing at the next rising edge of MClk that occurs after the respective signal reaches the voltage threshold (+Vth for forward ramps and ⁇ Vth for reverse ramps).
- Vth for forward ramps
- Ctr 1 is stopped at an increment count of fourteen, and since all four channels have reached the voltage threshold by time t 4 , all counters Ctr 1 through Ctr 4 are re-started and all voltage signals V 1 through V 4 begin reverse ramps (note that Ctr 1 is stopped and immediately re-started at t 4 ).
- the ramping when the voltage threshold is reached on a signal channel, the ramping reverses direction (independent of other ramps and independent of MClk). For example, when the +Vth threshold is reached at time t 1 during a forward ramp of voltage signal V 2 , the output Trig 2 of comparator A 2 switches to high, turning off the IS 2 + current source and simultaneously turning on the IS 2 ⁇ source. In FIG. 3 , ramps V 2 through V 4 are shown to reverse at time t 1 , and ramp V 1 is shown to reverse at time t 3 .
- Such ramp reversing terminates at the next rising edge of MClk, the same time that the respective channel's counter is stopped (e.g., at time t 2 for ramps V 2 through V 4 , and a time t 4 for ramp V 1 ).
- the IS ⁇ source of the respective channel is turned off when its counter is stopped, resulting in a zero slope, and effecting a delay as the channel waits for all the other channels to reach the threshold.
- ramp down of voltage signal V 1 that started at the reversal at time t 3 need not be interrupted. It should be noted that, while ramp reversals upon reaching voltage thresholds is exemplified in FIG. 3 (as well as in FIGS. 4 through 6 ), the present invention is not limited to circuits or methods that implement such ramp reversals.
- each negative ramp stops when the ⁇ Vth threshold of its comparator is reached and the comparator output switches to low, turning off the IS ⁇ current source.
- the ramp can be reversed for the remainder of the MClk cycle during which the threshold was reached. For example, signal ramps V 2 through V 4 reverse at time t 5 , and signal ramp V 1 reverses at time t 7 .
- the channel's counter stops at the next rising edge of MClk. For example, Ctr 2 , Ctr 3 , and Ctr 4 stop at time t 6 with total accumulated increment counts of twenty-four.
- a delay can then be effected on the channels of signal ramps V 2 through V 4 , resulting in zero slope as the channels wait for signal V 1 to reach the threshold ⁇ Vth.
- voltage signal V 1 reaches threshold ⁇ Vth (and in certain embodiments immediately reverses slope).
- the counter Ctr 1 is stopped at an increment count of twenty-eight, but since all four comparators A 1 through A 4 have been triggered by time t 8 , all counters Ctr 1 through Ctr 4 are re-started and voltage signals V 1 through V 4 ramp positive together.
- the integration period can be a predetermined number of cycles, or can vary based on application and conditions (for example, capacitance measurement accuracy and resolution may be enhanced by increasing the integration period, and response time may place an upper limit on the integration period).
- N 2 so that the integration period extends from time t 0 to time t 16 , when all the channels have completed two full up and down voltage ramp cycles.
- counter Ctr 1 cumulatively increments fifty-six counts and counters Ctr 2 through Ctr 4 each cumulatively increment forty-eight counts.
- an interrupt request (indicated by IRQ in FIG. 2 , for example) is issued to a microprocessor, and the cumulative values held in the counters for each channel are transferred to the microprocessor.
- the cumulative number of counts for a channel relative to the other channels is proportionate to the capacitance of that channel relative to the others.
- counter Ctr 1 has the highest number of cumulative counts, indicating that capacitance C x 1 has the largest magnitude.
- the ratios of the cumulative counts in one channel to the cumulative counts in the other channels indicate the ratios of the capacitances. In touch sensor embodiments, ratios of capacitances can be used to determine the touch location (calculations will depend on sensor configuration).
- a channel reaches the voltage signal threshold before one or more of the other channels, the voltage level of that channel is held near the threshold level until one or more of the other channels also reach the threshold.
- a delay is effected so that the reverse direction ramp can be started concurrently on multiple channels. Effecting delays on one or more channels so that the next ramp can be initiated concurrently on multiple channels allows the ramp cycles of the channels to be approximately in phase, assuming the capacitances being measured are similar in magnitude.
- Keeping the ramp cycles approximately in phase can have the effect of mitigating inter-channel currents (i.e., currents flowing between capacitance measurement locations) by keeping any differences between the voltage signals on the various channels at any given time relatively low. Reducing inter-channel currents can be particularly desirable when channels are connected to a 4-wire capacitive sensor where channels may be connected through a resistance. When individual channels are connected to electrodes in a matrix sensor, in-phase signal ramps may also be desired to minimize currents flowing through mutual capacitances of electrodes.
- circuit operations are described and shown in FIGS. 3 through 6 in terms of bi-directional ramping (i.e., ramping up to a high threshold followed by ramping down to a low threshold), methods and circuits of the present invention can be implemented using unidirectional ramps such as used in the capacitance measurement circuits disclosed in U.S. Pat. No. 6,466,036, fully incorporated herein by reference.
- the voltage signals are concurrently ramped up to a threshold, and after effecting a delay (e.g., to wait until all signal channels reach the threshold, to wait a predetermined amount of time, and so forth) the signal channels can be concurrently reset back to zero (e.g., in step function fashion) followed by re-starting the ramp ups.
- a delay e.g., to wait until all signal channels reach the threshold, to wait a predetermined amount of time, and so forth
- the signal channels can be concurrently reset back to zero (e.g., in step function fashion) followed by re-starting the ramp ups.
- FIG. 4 shows an example of circuit operation similar to that shown in FIG. 3 , except that each of the voltage signals V 1 through V 4 are delayed between ramp cycles thereby forming the clipped sawtooth patterns seen in FIG. 4 .
- a clip counter (CCtr) and some logic can be added to the controller to generate the clipped sawtooth, which can result in generating fewer harmonics relative to a full sawtooth signal.
- the clip counter CCtr has the effect of adding a delay (for example, a predetermined number of MClk cycles) prior to the start of the next voltage ramp.
- a delay for example, a predetermined number of MClk cycles
- signals V 1 through V 4 may also be held to a fixed frequency, for example as shown in FIG. 5 .
- a period counter (PCtr) can be used to hold the signal ramps V 1 through V 4 to a fixed frequency determined by the period of the PCtr, regardless of capacitance changes (within a range).
- PCtr Period counter
- the controller functions as described with respect to FIG. 3 , with the following exceptions.
- Period counter PCtr is added to the controller (for example at logic block 65 of controller 60 shown in FIG. 2 .
- Period counter PCtr can be clocked by the main clock, MClk, for example.
- all channels are ramped down starting at time t 4 a when PCtr goes low and all the comparator trigger signals Trig are high, and a new ramp up starts at time t 8 a when all the comparator trigger signals Trig are low and the PCtr output goes high.
- the voltage levels are held constant until the PCtr output goes low, at which point a new ramp down can be initiated at time t 12 a (assuming all four comparator trigger signals are high).
- synchronizing the starts of the voltage signal ramps can be used to mitigate current flow between the measurement locations that can be caused by large voltage differences. Further refinement of current flow mitigation can be achieved in certain embodiments, as illustrated with respect to FIG. 6 .
- FIG. 6 Consider a rectangular 4-wire touch sensor where the measurement locations are at the four corners of a resistive plate. Any mismatch in signals V 1 through V 4 can generate accuracy-reducing currents flowing from corner to corner.
- the left half of FIG. 6 (first ramp up plus first ramp down) is the same as the left half of FIG. 5 , and shows a V 1 waveform mismatched from waveforms V 2 , V 3 and V 4 , which ramp up as described previously.
- the degree of mismatch is indicated by the area between V 1 and V 2 through V 4 .
- the operation is the same as described for FIG. 5 except as indicated in the following.
- Each ramp's duration is measured by respective counters Ctr 1 through Ctr 4 , as with FIGS. 3 through 5 . Differences between ramp durations are calculated periodically, and the start times of subsequent voltage ramp cycles on the respective channels are adjusted accordingly, for example in proportion to half the differences in ramp times.
- the ramp durations for voltage signals V 2 through V 4 are equal, ending at time t 2
- the ramp duration for voltage signal V 1 is longer, ending at time t 4 .
- the difference in numbers of counts for signal V 1 to complete its ramp up versus the other signals is denoted by ⁇ Ct+, which in the case illustrated by FIG. 6 is two MClk cycles.
- the differential count ⁇ Ct 1 ⁇ is shown to also equal two MClk cycles, although in the general case they need not be the same.
- the next ramp up cycle of V 1 starts at time t 8 a , which is one MClk count before starting the ramp ups of the V 2 , V 3 and V 4 voltage signals at time t 6 a (i.e., half of the average count differential determined in the previous up and down ramps).
- Adjusting the relative start times of the ramps in relation to measured ramp differentials can further mitigate the effects of corner to corner currents.
- the adjusted start times results in the voltage signal ramp of V 1 matching the voltage signal ramps of V 2 through V 4 in the middle of the ramp up cycle so that the net corner to corner current flow adds to 0. This is illustrated by the areas between V 1 and V 2 through V 4 on the right side of FIG. 6 .
- voltage signal V 1 is greater than V 2 through V 4 for half the time and less than V 2 through V 4 for half the time, so that currents between them will equalize during each ramp cycle.
- the process of measuring differential counts ⁇ Ct and re-adjusting ramp start times is iterative and continuous, so that differentials measured during one ramp cycle are adjusted for in a subsequent ramp cycle, or alternatively, differentials measured during an integration cycle (for example over several ramp cycles) can be adjusted for in subsequent integration cycles.
- Refined phase alignment such as illustrated in FIG. 6 can be utilized in any of the operations illustrated in FIGS. 3 through 5 .
- some of the parameters may be programmable, for example the integration cycles (see FIGS. 3 and 4 ), the integration time (e.g., when a period counter is used, such as shown in FIG. 5 , to indicate a fault if capacitance is overloaded so signal ramps do not reach Vth during a period), the period counter (if implemented), the clip counter (if implemented), the voltage signal period (variable as a percentage of MClk), the IS+ and IS ⁇ current levels, and so forth.
- the integration cycles see FIGS. 3 and 4
- the integration time e.g., when a period counter is used, such as shown in FIG. 5 , to indicate a fault if capacitance is overloaded so signal ramps do not reach Vth during a period
- the period counter if implemented
- the clip counter if implemented
- the voltage signal period variable as a percentage of MClk
- the IS+ and IS ⁇ current levels and so forth.
- FIG. 7 shows an exemplary drive circuit 100 that can be used in the timed-slope converters 61 through 64 as shown in FIG. 2 .
- Circuit 100 includes a time-slope converter 104 that has a comparator A 1 providing a trigger signal Trig 1 to control logic 106 that regulates stopping and starting of a counter 108 , much like the converter 61 shown in FIG. 2 .
- Drive circuit 100 additionally includes a tri-state driver D 1 and a resistor R 1 , which replace the current sources IS 1 + and IS 1 ⁇ shown in the converter 61 of FIG. 2 , to generate currents into capacitor C x 1 . All of the operations illustrated in FIGS. 3 through 6 can be generated using circuit 100 , although the voltage ramps may be less linear.
- Analog current sources are not required in a controller using drive circuit 100 .
- using a 15K ⁇ resistor for R 1 would source about 100 uA with an average voltage drop of 1.5V.
- FIG. 7 indicates applying a voltage through a resistance, it will be recognized that a voltage can be applying through any impedance, such as resistor R 1 in FIG. 7 , a capacitor, and the like.
- Certain embodiments of the present invention measure elapsed voltage signal ramp times using accumulators.
- Accumulators can be used in the embodiments described above to measure time in a digital counter, in an analog integrator, or in a combination of both. Analog integrators start and stop quickly, thus being capable of measuring with high resolution. Digital counters have higher dynamic range, but temporal resolution may be limited by the clock frequency (e.g., MClk). Thus, in certain embodiments the circuit shown in FIG. 8 may be a desirable accumulator circuit.
- FIG. 8 shows an example of a sigma delta A-D converter 200 configured to measure time segments with high resolution.
- Capacitor C 1 forms an analog integrator.
- a known reference current I 1 feeds capacitor C 1 when switch S 1 is closed.
- Switch S 1 is closed when the comparator trigger signals (e.g., +Trig and ⁇ Trig as in FIG. 3 ) are both high, that is when the voltage signal is ramping between low and high voltage thresholds.
- Sigma delta control logic 210 closes switch S 2 for a fixed time when the input of A 1 is above the Vcc/2 threshold, discharging integrator capacitor C 1 incrementally. Each time switch S 2 is closed, counter 220 is incremented. Counter 220 may be read periodically, and the incremental difference in counts between readings is proportionate to the total time that switch S 1 is closed during the period.
- phase control methods described herein may be used to adjust measurement channels to be in phase or out of phase.
Abstract
In capacitance measurement circuits and methods that measure capacitances at multiple locations by ramping voltage signals between reference levels, the phase of the voltage signal ramping can be controlled, for example to mitigate currents flowing between measurement locations. Such capacitance measurement circuits and methods can be utilized in touch sensor devices that determine touch position based on capacitance measurements on multiple locations on a touch surface. Controlling the phase of the voltage signal ramps can include concurrently starting the voltage signal ramps, for example by effecting a delay on at least one signal channel that has reached a voltage threshold, or by regulating all the voltage ramps according to a fixed frequency.
Description
- This patent document claims the benefit under 35 U.S.C. § 119(e) of U.S. Provisional Patent Application Ser. No. 61/017,451, entitled “Multiple Capacitance Measuring Circuits and Methods” as was filed on Dec. 28, 2007, the disclosure of which is incorporated by reference herein in its entirety.
- The present invention relates generally to circuits and methods for measuring multiple capacitances, and to systems such as capacitive touch sensing systems that utilize multiple capacitance measuring circuits and methods, and in particular to mitigating current flow between capacitance measurement locations in such circuits and methods.
- Touch sensitive devices allow a user to conveniently interface with electronic systems and displays by reducing or eliminating the need for mechanical buttons, keypads, keyboards, and pointing devices. For example, a user can carry out a complicated sequence of instructions by simply touching an on-display touch screen at a location identified by an icon. In many touch sensitive devices, the input is sensed when a conductive object in the sensor is capacitively coupled to a conductive touch implement such as a user's finger. Such devices measure capacitance at multiple locations due to the touch disturbance, and use the measured capacitances to determine touch position.
- In certain embodiments, the present invention provides methods (and corresponding circuitry) for use in a touch sensor device that measures capacitances at a plurality of locations on a touch surface in response to a touch object coupling to the touch surface at a touch position, the capacitances being measured by applying electrical charge to the plurality of locations to ramp respective voltage signals between a first reference level and a second reference level. Such methods include controlling the phase of the voltage signal ramps to mitigate currents flowing between the locations. In certain embodiments, controlling the phase of the voltage signal ramps includes concurrently starting the voltage signal ramps, for example by effecting a delay on at least one signal channel that has reached a voltage threshold, or by regulating all the voltage ramps according to a fixed frequency. In certain embodiments, time differentials between when respective voltage signal ramps reach a threshold level can be determined, and subsequent ramp starting times can be adjusted in response.
- In certain embodiments, the present invention provides methods for use with a device that measures capacitances at a plurality of locations, each location associated with a capacitance measurement channel to ramp respective voltage signals on the respective capacitances. Such methods include (a) concurrently initiating forward-direction voltage signal ramps on multiple channels, and (b) effecting a delay on the forward-direction voltage signal ramp of at least one channel in response to reaching a voltage signal threshold. In certain embodiments, such methods can further include (c) concurrently initiating reverse-direction voltage signal ramps on the multiple channels, and (d) effecting a delay on the reverse-direction voltage signal ramp of at least one channel in response to reaching a low voltage signal threshold. Such alternate forward and reverse ramping can be repeated a desired number of times.
- In certain embodiments, the present invention provides capacitive touch sensor devices for determining touch position by measuring capacitances at a plurality of locations on a touch surface in response to a touch object coupling to the touch surface at the touch position. Such devices include circuitry associated with each location to ramp respective voltage signals between a first reference level and a second reference level by applying an electrical charge, and circuitry to control the phase of the voltage signal ramps to mitigate currents flowing between the locations.
- The above summary of the present invention is not intended to describe each embodiment or every implementation of the present invention. Advantages and attainments, together with a more complete understanding of the invention, will become apparent and appreciated by referring to the following detailed description and claims taken in conjunction with the accompanying drawings.
- The present disclosure may be more completely understood and appreciated in consideration of the following detailed description of various embodiments in connection with the accompanying drawings, in which:
-
FIGS. 1A and 1B schematically show exemplary touch sensor systems useful in certain embodiments of the present invention; -
FIG. 2 schematically shows an exemplary control circuit useful in certain embodiments of the present invention; -
FIG. 3 schematically shows a timing diagram indicating operation of a multiple capacitance measurement circuit in accordance with certain embodiments of the present invention; -
FIG. 4 schematically shows a timing diagram indicating operation of a multiple capacitance measurement circuit in accordance with certain embodiments of the present invention; -
FIG. 5 schematically shows a timing diagram indicating operation of a multiple capacitance measurement circuit in accordance with certain embodiments of the present invention; -
FIG. 6 schematically shows a timing diagram indicating operation of a multiple capacitance measurement circuit in accordance with certain embodiments of the present invention; -
FIG. 7 schematically shows a portion of an exemplary control circuit useful in certain embodiments of the present invention; and -
FIG. 8 schematically shows an exemplary accumulator circuit useful in certain embodiments of the present invention. - While the invention is amenable to various modifications and alternative forms, specifics thereof have been shown by way of example in the drawings and will be described in detail. It is to be understood, however, that the intention is not to limit the invention to the particular embodiments described. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the scope of the invention as defined by the appended claims.
- In the following description of the illustrated embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration, various embodiments in which the invention may be practiced. It is to be understood that the embodiments may be utilized and structural changes may be made without departing from the scope of the present invention.
- In certain embodiments, the present disclosure is generally directed to mitigating current flow between capacitance measurement locations in multiple capacitance measurement circuits and methods. When voltage signal ramps are used to determine capacitance at multiple locations, current flow between measurement locations can be mitigated by controlling the phase of the voltage signal ramps. For example, individual voltage ramp cycles can be concurrently initiated to keep the ramps in phase. In certain embodiments, this can be accomplished by effecting a delay in measurement channels that have reached a voltage ramp threshold until other measurement channels have also reached the threshold. Alternatively or in addition, the voltage signal ramps can be regulated by a preset ramping period so that they are kept in phase. Alternatively or in addition, detected differences in ramping periods can be used to adjust the relative start times of subsequent ramping periods, for example to match the voltage levels of the ramps in the middle of the respective ramp periods to reduce the net current flow between measurement locations. These and other techniques can be used, including any suitable combinations or permutations thereof, as will be appreciated by those skilled in the art based on the descriptions provided herein.
- Without loss of generality, and for the purpose of efficient illustration, it is useful to describe various aspects of the present invention in terms of touch sensor system environments. It will be recognized, however, that such descriptions are merely exemplary and not limiting, and that aspects of the present invention can be suitably implemented in many applications where multiple capacitances are measured, and relative magnitudes or ratios of measured capacitances are calculated. Examples include instruments, pressure gauges, and measurement of small distances, areas, and moisture.
-
FIGS. 1A and 1B illustrate touch sensor examples of capacitance measurement devices suitable for implementing various embodiments of the present invention. In certain applications, the devices shown determine information related to a touch object coupled to the sensor surface by measuring capacitance, or relative capacitance, at a plurality of locations on the sensor surface due to the presence of the touch object. For example,device 10 inFIG. 1A represents a 4-wire capacitive sensor system (also called analog capacitive) in which capacitances Cx 1 through Cx 4, shown located at the corners ofsensor 12, are measured bycontroller 14.Sensor 12 can be a continuous resistive layer (such as the capacitive touch sensors commercially available from 3M Touch Systems, Inc. under the trade designation Cleartek), a patterned or segmented resistive layer (such as sensors disclosed in co-assigned U.S. Ser. No. 11/734,553, filed on Apr. 12, 2007, which is hereby fully incorporated into this document), or any other suitable sensor. As another example,device 20 inFIG. 1B represents a matrix capacitive sensor system that includes orthogonal sets of electrodes, and acontroller 24 that measures the capacitance on each of the electrodes (such as disclosed in U.S. Pat. Publication 2007/0074913, which is hereby fully incorporated into this document). Embodiments of the present invention can also be used to measure capacitance for button and switch applications (individually or in an array), for linear slider controls, and so forth. - As indicated,
system 10 inFIG. 1A shows a 4-wire touch embodiment, including atouch controller 14 coupled to amicroprocessor 16 and to an analogcapacitive sensor 12. In exemplary embodiments,controller 14 performs functions such as touch signal conditioning, data conversion, and real-time processing, whilemicroprocessor 16 performs functions such as filtering and touch coordinate calculation.Controller 14 drivessensor 12 at the capacitance measurement locations usingcurrent sources 18 a through 18 d. When a conductive touch object is coupled tosensor 12, the resulting capacitance is measured at each corner, represented by lumped capacitances Cx 1 through Cx 4. For ease of illustration, exemplary embodiments are described herein in terms of current drive circuits. However, one of skill in the art will recognize that the present invention is likewise applicable to voltage drive circuits such as those disclosed in commonly-assigned U.S. Ser. No. 11/612,790, filed on Dec. 19, 2006, which is hereby fully incorporated into this document. - As indicated,
system 20 inFIG. 1B shows a matrix touch sensor embodiment, including atouch controller 24 coupled to amicroprocessor 26 and tomatrix capacitive sensor 30. In exemplary embodiments,controller 24 performs functions such as touch signal conditioning, data conversion, and real-time processing, whilemicroprocessor 26 performs functions such as filtering and touch coordinate calculation. As shown inFIG. 1B for the purposes of illustration,controller 24drives sensor 30 via ninecurrent sources 28 a through 28 i, each current source coupled to a different sensing electrode. The electrodes are arranged as orthogonal sets of linear bars, includingbottom electrodes 32 andtop electrodes 36 through 39. A parasitic capacitance (not indicated) couplesbottom electrodes 32 to ground andtop electrodes 36 through 39 to ground. There can also be a mutual capacitance (not indicated) that couples each ofbottom electrodes 32 to adjacent bottom electrodes, and each ofbottom electrodes 32 to each oftop electrodes 36 through 39. In certain embodiments,sensor 30 includes an electricallyconductive shield 31 to mitigate currents that might otherwise flow due to parasitic capacitances.Shield 30 may be connected to a fixed voltage (not indicated) or it may be driven with an AC electrical signal Vs, which can for example be equal to the voltage signals applied toelectrodes 32. Reducing the AC voltage difference betweenshield 31 andelectrodes 32, and betweenshield 31 andelectrodes 36 through 39, reduces capacitive currents that may flow through mutual (parasitic) capacitances. This is desirable because parasitic capacitance tends to reduce sensitivity to changes in touch capacitance. - For ease of illustration, and without loss of generality, various aspects of the present invention can be understood through discussions that focus on the case of four capacitance measurement channels, such as may exist when using a 4-wire analog capacitive sensor. With that in mind,
FIG. 2 exemplifies acontroller 60 having four timed-slope analog-to-digital converters 61 through 64 that are respectively used to measure capacitances Cx 1 through Cx 4. Although only timed-slope converter 61 is shown in detail, it will be appreciated that each of timed-slope converters - The timed-slope converters are somewhat similar to dual-slope converters, each converter configured to generate forward (+) and reverse (−) ramp signals by alternately injecting forward direction and reverse direction currents from current sources into capacitances Cx 1 through Cx 4. For example, timed-
slope converter 61 includes current sources IS1+ and IS1− (and, although not indicated, by consistent nomenclature, timed-slope converter 62 includes current sources IS2+ and IS2−, timed-slope converter 63 includes current sources IS3+ and IS3−, timed-slope converter 64 includes current sources IS4+ and IS4−, with IS+ and IS− being used herein to indicate any or all of the current sources as indicated by context). In exemplary embodiments, the current sources are equal in magnitude so that IS1+=IS1−=IS2+=IS2−=IS3+=IS3−=IS4+=IS4−. Time-slope converter 61 also includes a comparator A1 that provides a trigger Trig1 to controllogic 79 when a high threshold is reached during a voltage ramp using IS1+, or when a low threshold is reached during a voltage ramp using IS1−. Similarly, timed-slope converter 62 includes a comparator A2 that provides a trigger Trig2, and so forth. - Assuming that the measured capacitances are also equal, that is Cx 1=
C x 2=Cx 3=Cx 4, then the voltage signals V1, V2, V3, and V4 will have ramps of equal slope. For analog capacitive touch panel applications, Cx 1 through Cx 4 are typically close in value (for example, within about 30% of one another). A touch input to the sensor generally will have the effect of increasing one (or more) of the capacitances relative to the others, resulting in a slower ramp on the voltage signal of the channel having the greater capacitance. Differences in slopes result in differences in time required to ramp to a threshold voltage level (for example up from a low reference level such as ⅓ Vcc, or down from a high reference level such as ⅔ Vcc). The accumulated ramp times for the voltage signals V1 through V4 are measured concurrently over an integration period, and the measured differences between the accumulated ramp times are used to indicate the differences in capacitance among Cx 1 through Cx 4. For time-slope converter 61, the counter 71 (also denoted Ctr1) increments a count for every main clock cycle (MClk), thus accumulating the ramping time. The low and high voltage thresholds (denoted herein −Vth and +Vth) are the switching points of hysteresis comparators (Schmitt triggers) A1 through A4 (only A1 shown inFIG. 2 ). - Ramp signals V1 through V4 are generated by alternately turning on forward and reverse current generators, such as IS1+ and IS1−, at a desired rate. With reference to
converter 61, when IS1+ is on, a constant current flows into Cx 1, generating an increasing voltage signal ramp. Unless prematurely terminated, the V1 signal will ramp up until comparator A1 triggers at +Vth. At that point, IS1+ turns off. A voltage signal ramp down then occurs when source IS1− turns on, and can continue until comparator A1 is triggered at threshold −Vth. The ramp up, ramp down cycle is repeated a desired number of times depending on required measurement resolution, response times, and so forth. Each of the timed-slope converters is connected tocircuitry 65 that can include the integration counter or other counters that control all of the channels (such as a clip counter as exemplified inFIG. 4 , or a period counter as exemplified inFIGS. 5 and 6 ), as well as serial I/O ports (SI/O) and an interrupt request port (IRQ) coupled to a microprocessor (not shown), for example. -
FIG. 3 indicates a time sequence for an example circuit operation in the case whereC x 2, Cx 3, and Cx 4 are equal and Cx 1 is larger thanC x 2, Cx 3, and Cx 4 (the ramps inFIG. 3 could represent, for example, Cx 1 being about 15% larger).FIG. 3 indicates ramping of signals V1 through V4 between thresholds −Vth and +Vth, when the comparator triggers Trig1 through Trig 4 go high and low, when the IS+ and IS− currents are turned on and off, the accumulated counts in the counters Ctr1 and Ctr2 through Ctr4, and the main clock MClk cycles. Also indicated inFIG. 3 are various times t0 through t16 at which various events take place. It should be noted that dashed lines are generally used to represent parameters associated with timed-slope converter 61 (measurement channel 1), and contiguous lines are generally used to represent parameters associated with the timed-slope converters 62 through 64 (measurement channels 2 through 4). The same conventions are used inFIGS. 4 through 6 . - Because Cx 1 is larger that the other capacitances, the voltage signal ramp of V1 lags behind the voltage signal ramps of V2 through V4. The main clock MClk frequency can be any suitable frequency that provides multiple clock cycles over an expected range of ramping times, for example the MClk frequency may be about 10 MHz to 30 MHz. The periods of the ramp signals V1 through V4 (i.e., one full ramp up, ramp down cycle) have frequencies controlled by the magnitudes of currents from sources IS+ and IS−, and the capacitances Cx. In analog capacitive touch sensor examples, the frequencies of the voltage ramps might be in a range of about 20 KHz to about 200 KHz.
- In exemplary embodiments, a measurement sequence starts on the rising edge of an MClk cycle, shown at t0 in
FIG. 3 . Four counters Ctr1 through Ctr4 increment counts at the end of each MClk cycle for each of the respective signals V1 through V4 as they ramp. The counter for each signal stops incrementing at the next rising edge of MClk that occurs after the respective signal reaches the voltage threshold (+Vth for forward ramps and −Vth for reverse ramps). For example, inFIG. 3 , Ctr2 through Ctr4 stop at t2 with twelve increment counts. A stopped counter remains stopped until all the channels have reached the threshold. For example, at t4, Ctr1 is stopped at an increment count of fourteen, and since all four channels have reached the voltage threshold by time t4, all counters Ctr1 through Ctr4 are re-started and all voltage signals V1 through V4 begin reverse ramps (note that Ctr1 is stopped and immediately re-started at t4). - In certain embodiments, when the voltage threshold is reached on a signal channel, the ramping reverses direction (independent of other ramps and independent of MClk). For example, when the +Vth threshold is reached at time t1 during a forward ramp of voltage signal V2, the output Trig2 of comparator A2 switches to high, turning off the IS2+ current source and simultaneously turning on the IS2− source. In
FIG. 3 , ramps V2 through V4 are shown to reverse at time t1, and ramp V1 is shown to reverse at time t3. Such ramp reversing terminates at the next rising edge of MClk, the same time that the respective channel's counter is stopped (e.g., at time t2 for ramps V2 through V4, and a time t4 for ramp V1). The IS− source of the respective channel is turned off when its counter is stopped, resulting in a zero slope, and effecting a delay as the channel waits for all the other channels to reach the threshold. - In
FIG. 3 , voltage signals V2 through V4 reverse at time t1 for the remainder of the current MClk cycle, which ends at time t2. At time t2, the counters for signal channels V2 through V4 are stopped, and the signal ramps are held at zero slope (i.e., delayed). At time t3, signal V1 reaches comparator A1's threshold (+Vth), and V1 reverses to a negative slope. By time t3, all the voltage signals have reached the threshold. Thus, in the embodiment shown inFIG. 3 , all the voltage signals V1 through V4 are concurrently ramped down starting at time t4, which is the next rising edge of MClk. Note that the ramp down of voltage signal V1 that started at the reversal at time t3 need not be interrupted. It should be noted that, while ramp reversals upon reaching voltage thresholds is exemplified inFIG. 3 (as well as inFIGS. 4 through 6 ), the present invention is not limited to circuits or methods that implement such ramp reversals. - Continuing with the ramping cycles as shown in
FIG. 3 , each negative ramp stops when the −Vth threshold of its comparator is reached and the comparator output switches to low, turning off the IS− current source. As with the positive ramps, in certain embodiments the ramp can be reversed for the remainder of the MClk cycle during which the threshold was reached. For example, signal ramps V2 through V4 reverse at time t5, and signal ramp V1 reverses at time t7. After a channel reaches the threshold, the channel's counter stops at the next rising edge of MClk. For example, Ctr2, Ctr3, and Ctr4 stop at time t6 with total accumulated increment counts of twenty-four. A delay can then be effected on the channels of signal ramps V2 through V4, resulting in zero slope as the channels wait for signal V1 to reach the threshold −Vth. At time t7, voltage signal V1 reaches threshold −Vth (and in certain embodiments immediately reverses slope). At time t8, the counter Ctr1 is stopped at an increment count of twenty-eight, but since all four comparators A1 through A4 have been triggered by time t8, all counters Ctr1 through Ctr4 are re-started and voltage signals V1 through V4 ramp positive together. - This process (i.e., cycling the signal ramps between threshold levels and counting the clock cycles needed for each channel to complete a ramp) continues until all the channels have gone through N full cycles, called the integration period, which can be determined by an integration counter. The integration period can be a predetermined number of cycles, or can vary based on application and conditions (for example, capacitance measurement accuracy and resolution may be enhanced by increasing the integration period, and response time may place an upper limit on the integration period). In the example of
FIG. 3 , N=2 so that the integration period extends from time t0 to time t16, when all the channels have completed two full up and down voltage ramp cycles. - During the integration period, counter Ctr1 cumulatively increments fifty-six counts and counters Ctr2 through Ctr4 each cumulatively increment forty-eight counts. When the integration period is completed, an interrupt request (indicated by IRQ in
FIG. 2 , for example) is issued to a microprocessor, and the cumulative values held in the counters for each channel are transferred to the microprocessor. The cumulative number of counts for a channel relative to the other channels is proportionate to the capacitance of that channel relative to the others. InFIG. 3 , counter Ctr1 has the highest number of cumulative counts, indicating that capacitance Cx 1 has the largest magnitude. The ratios of the cumulative counts in one channel to the cumulative counts in the other channels indicate the ratios of the capacitances. In touch sensor embodiments, ratios of capacitances can be used to determine the touch location (calculations will depend on sensor configuration). - As discussed, if a channel reaches the voltage signal threshold before one or more of the other channels, the voltage level of that channel is held near the threshold level until one or more of the other channels also reach the threshold. As such, rather than starting a reverse direction ramp upon reaching the threshold, a delay is effected so that the reverse direction ramp can be started concurrently on multiple channels. Effecting delays on one or more channels so that the next ramp can be initiated concurrently on multiple channels allows the ramp cycles of the channels to be approximately in phase, assuming the capacitances being measured are similar in magnitude. Keeping the ramp cycles approximately in phase (i.e., all positive ramps occurring during the same time frame, and all negative ramps occurring during the same time frame) can have the effect of mitigating inter-channel currents (i.e., currents flowing between capacitance measurement locations) by keeping any differences between the voltage signals on the various channels at any given time relatively low. Reducing inter-channel currents can be particularly desirable when channels are connected to a 4-wire capacitive sensor where channels may be connected through a resistance. When individual channels are connected to electrodes in a matrix sensor, in-phase signal ramps may also be desired to minimize currents flowing through mutual capacitances of electrodes.
- It will be appreciated that, although circuit operations are described and shown in
FIGS. 3 through 6 in terms of bi-directional ramping (i.e., ramping up to a high threshold followed by ramping down to a low threshold), methods and circuits of the present invention can be implemented using unidirectional ramps such as used in the capacitance measurement circuits disclosed in U.S. Pat. No. 6,466,036, fully incorporated herein by reference. For example, in certain embodiments, the voltage signals are concurrently ramped up to a threshold, and after effecting a delay (e.g., to wait until all signal channels reach the threshold, to wait a predetermined amount of time, and so forth) the signal channels can be concurrently reset back to zero (e.g., in step function fashion) followed by re-starting the ramp ups. It will further be appreciated that, although circuit operations are described and shown inFIGS. 3 through 6 in terms of smooth ramping, for example due to application of a constant current, methods and circuits of the present invention can be implemented by applying a pulsed current or voltage, resulting in a stepped ramp. For example, U.S. Pat. No. 6,466,036 discloses a circuit that rapidly pulses current sources on and off to generate an incrementally stepped voltage ramp. -
FIG. 4 shows an example of circuit operation similar to that shown inFIG. 3 , except that each of the voltage signals V1 through V4 are delayed between ramp cycles thereby forming the clipped sawtooth patterns seen inFIG. 4 . In certain embodiments, a clip counter (CCtr) and some logic can be added to the controller to generate the clipped sawtooth, which can result in generating fewer harmonics relative to a full sawtooth signal. The clip counter CCtr has the effect of adding a delay (for example, a predetermined number of MClk cycles) prior to the start of the next voltage ramp. In the example shown inFIG. 4 , ramps V1 through V4 are stopped at time t4, and all four signals are held at a constant value for M cycles of MClk, where in this case M equals two. All ramp downs are then re-started at time t4 a. The same delay is effected at times t8, t12, and t16, with respective next ramps starting at times t8 a, t12 a and t16 a. All other functions of the controller operate as described with respect toFIG. 3 . - In addition to forming signals V1 through V4 into clipped sawtooths, signals V1 through V4 may also be held to a fixed frequency, for example as shown in
FIG. 5 . A period counter (PCtr) can be used to hold the signal ramps V1 through V4 to a fixed frequency determined by the period of the PCtr, regardless of capacitance changes (within a range). For the circuit operation exemplified byFIG. 5 , the controller functions as described with respect toFIG. 3 , with the following exceptions. Period counter PCtr is added to the controller (for example atlogic block 65 ofcontroller 60 shown inFIG. 2 . Period counter PCtr can be clocked by the main clock, MClk, for example. In the embodiment shown, all channels are ramped down starting at time t4 a when PCtr goes low and all the comparator trigger signals Trig are high, and a new ramp up starts at time t8 a when all the comparator trigger signals Trig are low and the PCtr output goes high. When the ramp up is completed on all signal channels by time t12, the voltage levels are held constant until the PCtr output goes low, at which point a new ramp down can be initiated at time t12 a (assuming all four comparator trigger signals are high). - As discussed, synchronizing the starts of the voltage signal ramps can be used to mitigate current flow between the measurement locations that can be caused by large voltage differences. Further refinement of current flow mitigation can be achieved in certain embodiments, as illustrated with respect to
FIG. 6 . Consider a rectangular 4-wire touch sensor where the measurement locations are at the four corners of a resistive plate. Any mismatch in signals V1 through V4 can generate accuracy-reducing currents flowing from corner to corner. The left half ofFIG. 6 (first ramp up plus first ramp down) is the same as the left half ofFIG. 5 , and shows a V1 waveform mismatched from waveforms V2, V3 and V4, which ramp up as described previously. The degree of mismatch is indicated by the area between V1 and V2 through V4. In the example shown, the operation is the same as described forFIG. 5 except as indicated in the following. - Each ramp's duration is measured by respective counters Ctr1 through Ctr4, as with
FIGS. 3 through 5 . Differences between ramp durations are calculated periodically, and the start times of subsequent voltage ramp cycles on the respective channels are adjusted accordingly, for example in proportion to half the differences in ramp times. InFIG. 6 , the ramp durations for voltage signals V2 through V4 are equal, ending at time t2, and the ramp duration for voltage signal V1 is longer, ending at time t4. The difference in numbers of counts for signal V1 to complete its ramp up versus the other signals is denoted by ΔCt+, which in the case illustrated byFIG. 6 is two MClk cycles. For the subsequent negative ramps, which end at time t6 for signals V2 though V4 and at time t8 for signal V1, the differential count ΔCt1− is shown to also equal two MClk cycles, although in the general case they need not be the same. Taking into account the count differentials ΔCt+ and ΔCt−, the next ramp up cycle of V1 starts at time t8 a, which is one MClk count before starting the ramp ups of the V2, V3 and V4 voltage signals at time t6 a (i.e., half of the average count differential determined in the previous up and down ramps). - Adjusting the relative start times of the ramps in relation to measured ramp differentials can further mitigate the effects of corner to corner currents. As shown in
FIG. 6 , the adjusted start times results in the voltage signal ramp of V1 matching the voltage signal ramps of V2 through V4 in the middle of the ramp up cycle so that the net corner to corner current flow adds to 0. This is illustrated by the areas between V1 and V2 through V4 on the right side ofFIG. 6 . On both the ramp ups and ramp downs, voltage signal V1 is greater than V2 through V4 for half the time and less than V2 through V4 for half the time, so that currents between them will equalize during each ramp cycle. - In certain embodiments, the process of measuring differential counts ΔCt and re-adjusting ramp start times is iterative and continuous, so that differentials measured during one ramp cycle are adjusted for in a subsequent ramp cycle, or alternatively, differentials measured during an integration cycle (for example over several ramp cycles) can be adjusted for in subsequent integration cycles. Refined phase alignment such as illustrated in
FIG. 6 can be utilized in any of the operations illustrated inFIGS. 3 through 5 . - The level of current required to generate voltage signal ramps as illustrated in
FIGS. 3 through 6 is dependent on the magnitudes of the capacitances to be measured as well as the ramp durations. For example, assuming a 4-wire capacitive touch sensor implementation operated as described with respect toFIG. 3 where Vcc=3V, the difference between thresholds +Vth and −Vth is 1V (e.g., +Vth at ⅔ Vcc and −Vth at ⅓ Vcc), and where the capacitances are on the order of 1000 pf. In such a case, IS+ and IS− currents of 100 μA yield ramping periods of about 50 KHz. - In certain embodiments, some of the parameters may be programmable, for example the integration cycles (see
FIGS. 3 and 4 ), the integration time (e.g., when a period counter is used, such as shown inFIG. 5 , to indicate a fault if capacitance is overloaded so signal ramps do not reach Vth during a period), the period counter (if implemented), the clip counter (if implemented), the voltage signal period (variable as a percentage of MClk), the IS+ and IS− current levels, and so forth. -
FIG. 7 shows anexemplary drive circuit 100 that can be used in the timed-slope converters 61 through 64 as shown inFIG. 2 .Circuit 100 includes a time-slope converter 104 that has a comparator A1 providing a trigger signal Trig1 to controllogic 106 that regulates stopping and starting of acounter 108, much like theconverter 61 shown inFIG. 2 .Drive circuit 100 additionally includes a tri-state driver D1 and a resistor R1, which replace the current sources IS1+ and IS1− shown in theconverter 61 ofFIG. 2 , to generate currents into capacitor Cx 1. All of the operations illustrated inFIGS. 3 through 6 can be generated usingcircuit 100, although the voltage ramps may be less linear. Analog current sources are not required in a controller usingdrive circuit 100. As above, assuming a 4-wire capacitive touch sensor implementation operated as described with respect toFIG. 3 where Vcc=3V, the difference between thresholds +Vth and −Vth is 1V (e.g., +Vth at ⅔ Vcc and −Vth at ⅓ Vcc), and where the capacitances are on the order of 1000 pf, using a 15KΩ resistor for R1 would source about 100 uA with an average voltage drop of 1.5V. WhileFIG. 7 indicates applying a voltage through a resistance, it will be recognized that a voltage can be applying through any impedance, such as resistor R1 inFIG. 7 , a capacitor, and the like. - Certain embodiments of the present invention measure elapsed voltage signal ramp times using accumulators. Accumulators can be used in the embodiments described above to measure time in a digital counter, in an analog integrator, or in a combination of both. Analog integrators start and stop quickly, thus being capable of measuring with high resolution. Digital counters have higher dynamic range, but temporal resolution may be limited by the clock frequency (e.g., MClk). Thus, in certain embodiments the circuit shown in
FIG. 8 may be a desirable accumulator circuit. -
FIG. 8 shows an example of a sigmadelta A-D converter 200 configured to measure time segments with high resolution. Capacitor C1 forms an analog integrator. A known reference current I1 feeds capacitor C1 when switch S1 is closed. Switch S1 is closed when the comparator trigger signals (e.g., +Trig and −Trig as inFIG. 3 ) are both high, that is when the voltage signal is ramping between low and high voltage thresholds. Sigmadelta control logic 210 closes switch S2 for a fixed time when the input of A1 is above the Vcc/2 threshold, discharging integrator capacitor C1 incrementally. Each time switch S2 is closed,counter 220 is incremented.Counter 220 may be read periodically, and the incremental difference in counts between readings is proportionate to the total time that switch S1 is closed during the period. - As described in this document, current flow between capacitance measurement locations can be mitigated by controlling the phases of the drive signals. It will be appreciated that, for common capacitance-to-ground measurements systems such as the touch sensor systems shown in
FIGS. 1A and 1B , driving the signals in phase can be used to desirably minimize mutual (inter-electrode) capacitance. In other systems, driving adjacent capacitance measurement locations out of phase can be used to enhance the measurement effect of inter-electrode mutual capacitance. For example, it can be desirable to measure, and therefore enhance, inter-electrode mutual capacitance in touch detection products that utilize shunt capacitance measurements, such as the AD7142, commercially available from Analog Devices, Inc. Phase control methods described herein may be used to adjust measurement channels to be in phase or out of phase. - The foregoing description of the various embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. For example, the detection methodologies described herein may be used in connection with a wide variety of touch implements, including tethered implements and implements that house a battery or other power source. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.
Claims (27)
1. For use in a touch sensor device that measures capacitances at a plurality of locations on a touch surface in response to a touch object coupling to the touch surface at a touch position, the capacitances being measured by applying electrical charge to the plurality of locations to ramp respective voltage signals between a first reference level and a second reference level, the method comprising:
controlling the phase of the voltage signal ramps to mitigate currents flowing between the locations.
2. The method of claim 1 , wherein the voltage signal ramps are alternated between ramping up from the first reference level to the second reference level and ramping down from the second reference level to the first reference level, and wherein controlling the phase comprises concurrently ramping up the voltage levels and concurrently ramping down the voltage levels.
3. The method of claim 1 , wherein the voltage signals are ramped in the same direction, from the first reference level to the second reference level, with a reset back to the first reference level between each ramp, and wherein controlling the phase comprises concurrently ramping the voltage levels and concurrently resetting the voltage levels.
4. The method of claim 1 , wherein applying electrical charge to the plurality of locations includes applying a continuous current, applying a pulsed current, or applying a voltage through an impedance.
5. The method of claim 1 , wherein controlling the phase of the voltage signal ramps comprises concurrently starting the voltage signal ramps.
6. The method of claim 5 , wherein concurrently starting the voltage signal ramps comprises effecting a delay on at least one voltage signal ramp that has reached a threshold level prior to other voltage signal ramps reaching the threshold level.
7. The method of claim 6 , wherein the delay is a predetermined delay started upon the at least one voltage signal reaching the threshold level.
8. The method of claim 6 , further comprising adjusting the delay to minimize average differences among the voltage signal ramps.
9. The method of claim 5 , wherein the voltage signal ramps are regulated by a period timer that starts the voltage signal ramps at the same time according to a fixed frequency.
10. The method of claim 1 , wherein controlling the phase of the voltage signal ramps comprises determining time differentials between when respective voltage signal ramps reach a threshold level, and using the determined time differentials to adjust subsequent ramp starting times.
11. The method of claim 1 , further comprising measuring capacitances associated with each location by measuring ramp times for respective voltage signal ramps.
12. The method of claim 11 , further comprising using the measured capacitances to determine the touch position.
13. A touch sensor device that measures capacitances at a plurality of locations on a touch surface in response to a touch object coupling to the touch surface at a touch position, the capacitances being measured by applying electrical charge to the plurality of locations to ramp respective voltage signals between a first reference level and a second reference level, the device comprising:
a signal control circuit that controls the phase of the voltage signal ramps to mitigate currents flowing between the locations.
14. The touch sensor device of claim 13 , wherein the signal control circuit controls the phase by concurrently starting the voltage signal ramps.
15. The touch sensor device of claim 14 , wherein the signal control circuit concurrently starts the voltage signal ramps by effecting a delay on at least one voltage signal ramp that has reached a threshold level prior to other voltage signal ramps reaching the threshold level.
16. The touch sensor device of claim 15 , wherein the delay is a predetermined delay started upon the at least one voltage signal reaching the threshold level.
17. The touch sensor device of claim 15 , wherein the signal control circuit adjusts the delay to minimize average differences among the voltage signal ramps.
18. The touch sensor device of claim 14 , wherein the signal control circuit regulates the voltage signal ramps using a period timer that starts each voltage signal ramp at the same time according to a fixed frequency.
19. The touch sensor device of claim 13 , wherein the signal control circuit controls the phase of the voltage signal ramps by determining time differentials between when respective voltage signal ramps reach a threshold level, and using the determined time differentials to adjust subsequent ramp starting times.
20. For use with a device that measures capacitances at a plurality of locations, each location associated with a capacitance measurement channel to ramp respective voltage signals on the respective capacitances, a method comprising:
(a) concurrently initiating forward-direction voltage signal ramps on multiple channels; and
(b) effecting a delay on the forward-direction voltage signal ramp of at least one channel in response to reaching a high voltage signal threshold.
21. The method of claim 20 , further comprising:
(c) concurrently initiating reverse-direction voltage signal ramps on the multiple channels; and
(d) effecting a delay on the reverse-direction voltage signal ramp of at least one channel in response to reaching a low voltage signal threshold.
22. The method of claim 21 , further comprising repeating steps (a) through (c) after step (d).
23. The method of claim 20 , wherein the delay is adjusted to minimize differences among forward-direction and reverse direction voltages.
24. The method of claim 20 , further comprising counting clock cycles for the multiple channels during the voltage signal ramps and correlating the number of clock cycles for a given channel with the capacitance being measured by the given channel.
25. The method of claim 24 , wherein voltage signal ramp initiation steps are synchronized with a clock cycle.
26. The method of claim 20 , wherein the delay ends upon all of the multiple channels having reached the high voltage signal threshold.
27. The method of claim 20 , wherein the delay ends after a predetermined time.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/335,685 US20090167720A1 (en) | 2007-12-28 | 2008-12-16 | Multiple capacitance measuring circuits and methods |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US1745107P | 2007-12-28 | 2007-12-28 | |
US12/335,685 US20090167720A1 (en) | 2007-12-28 | 2008-12-16 | Multiple capacitance measuring circuits and methods |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090167720A1 true US20090167720A1 (en) | 2009-07-02 |
Family
ID=40797399
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/027,838 Expired - Fee Related US7830157B2 (en) | 2007-12-28 | 2008-02-07 | Pulsed capacitance measuring circuits and methods |
US12/027,852 Expired - Fee Related US7830158B2 (en) | 2007-12-28 | 2008-02-07 | Time-sloped capacitance measuring circuits and methods |
US12/335,685 Abandoned US20090167720A1 (en) | 2007-12-28 | 2008-12-16 | Multiple capacitance measuring circuits and methods |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/027,838 Expired - Fee Related US7830157B2 (en) | 2007-12-28 | 2008-02-07 | Pulsed capacitance measuring circuits and methods |
US12/027,852 Expired - Fee Related US7830158B2 (en) | 2007-12-28 | 2008-02-07 | Time-sloped capacitance measuring circuits and methods |
Country Status (5)
Country | Link |
---|---|
US (3) | US7830157B2 (en) |
EP (3) | EP2232275A2 (en) |
KR (3) | KR20100107477A (en) |
CN (3) | CN101925827B (en) |
WO (3) | WO2009085571A2 (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100141591A1 (en) * | 2008-12-09 | 2010-06-10 | Lin Chien-Huang | Composite touch panel and method for operating the same |
US20100283759A1 (en) * | 2009-05-07 | 2010-11-11 | Renesas Technology Corp. | Touch sensor system and microcomputer |
US20100321332A1 (en) * | 2009-06-18 | 2010-12-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US20100321314A1 (en) * | 2009-06-18 | 2010-12-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US20110090159A1 (en) * | 2009-10-21 | 2011-04-21 | Sony Corporation | Electrostatic capacitance-type input device and input device-attached electro-optical apparatus |
US20110153263A1 (en) * | 2009-12-18 | 2011-06-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
WO2011149750A2 (en) * | 2010-05-25 | 2011-12-01 | 3M Innovative Properties Company | High speed low power multi-touch touch device and controller therefor |
US20140210767A1 (en) * | 2013-01-30 | 2014-07-31 | Samsung Display Co., Ltd. | Touch screen display device |
CN104811145A (en) * | 2014-01-27 | 2015-07-29 | 原相科技股份有限公司 | Amplifying circuit and touch control sensing system |
US9285913B1 (en) * | 2014-12-31 | 2016-03-15 | Lg Display Co., Ltd. | Display device and driving method thereof |
US20160098117A1 (en) * | 2014-10-06 | 2016-04-07 | Samsung Electronics Co., Ltd. | Touch display device for controlling offset capacitance calibration |
US20170010721A1 (en) * | 2014-05-16 | 2017-01-12 | Leopold Kostal Gmbh & Co. Kg | Method for Measuring a Capacitance Value |
US9606684B2 (en) * | 2012-06-27 | 2017-03-28 | Sharp Kabushiki Kaisha | Touch panel controller, touch panel device, and electronic information device |
US20180335873A1 (en) * | 2012-04-30 | 2018-11-22 | Apple Inc. | Wide dynamic range capacitive sensing |
US20220155355A1 (en) * | 2019-04-10 | 2022-05-19 | Iee International Electronics & Engineering S.A. | Multi-channel capacitance sensing measurement circuit |
US11914831B1 (en) * | 2023-02-05 | 2024-02-27 | Shenzhen GOODIX Technology Co., Ltd. | Self-capacitor sensing for capacitive touch panels |
Families Citing this family (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8059103B2 (en) * | 2007-11-21 | 2011-11-15 | 3M Innovative Properties Company | System and method for determining touch positions based on position-dependent electrical charges |
US7830157B2 (en) * | 2007-12-28 | 2010-11-09 | 3M Innovative Properties Company | Pulsed capacitance measuring circuits and methods |
JP5191769B2 (en) * | 2008-03-27 | 2013-05-08 | ルネサスエレクトロニクス株式会社 | Capacity detection apparatus and method |
US20090277696A1 (en) * | 2008-05-09 | 2009-11-12 | Reynolds Joseph K | Gradient sensors |
TWI387914B (en) * | 2008-08-13 | 2013-03-01 | Au Optronics Corp | Projective capacitive touch apparatus, and method for identifying multi-touched positions |
US8363031B2 (en) * | 2008-09-24 | 2013-01-29 | 3M Innovative Properties Company | Mutual capacitance measuring circuits and methods |
CN101393502B (en) * | 2008-10-31 | 2012-03-07 | 敦泰科技有限公司 | Mutual capacitance touch screen and combined mutual capacitance touch screen |
US8183875B2 (en) * | 2008-11-26 | 2012-05-22 | 3M Innovative Properties Company | System and method for determining touch positions based on passively-induced position-dependent electrical charges |
WO2010138485A1 (en) | 2009-05-29 | 2010-12-02 | 3M Innovative Properties Company | High speed multi-touch touch device and controller therefor |
JP2010282471A (en) * | 2009-06-05 | 2010-12-16 | Sanyo Electric Co Ltd | Signal processing circuit for electrostatic capacity type touch panel |
AU2014202291B2 (en) * | 2009-07-10 | 2015-11-05 | Apple Inc. | Touch and hover sensing |
US9323398B2 (en) * | 2009-07-10 | 2016-04-26 | Apple Inc. | Touch and hover sensing |
US8390582B2 (en) * | 2009-08-25 | 2013-03-05 | Apple Inc. | Integrated touch screen |
US8481873B2 (en) | 2009-09-30 | 2013-07-09 | Freescale Semiconductor, Inc. | Capacitive touch sensor device configuration systems and methods |
US9753586B2 (en) * | 2009-10-08 | 2017-09-05 | 3M Innovative Properties Company | Multi-touch touch device with multiple drive frequencies and maximum likelihood estimation |
US8773366B2 (en) * | 2009-11-16 | 2014-07-08 | 3M Innovative Properties Company | Touch sensitive device using threshold voltage signal |
US8411066B2 (en) | 2010-01-05 | 2013-04-02 | 3M Innovative Properties Company | High speed noise tolerant multi-touch touch device and controller therefor |
KR101127550B1 (en) | 2010-01-20 | 2012-03-23 | 주식회사 애트랩 | Circuit for measuring capacitance by signal coupling, input device comprising this circuit, and method for measuring capacitance |
US8493356B2 (en) | 2010-04-22 | 2013-07-23 | Maxim Integrated Products, Inc. | Noise cancellation technique for capacitive touchscreen controller using differential sensing |
US9391607B2 (en) * | 2010-04-22 | 2016-07-12 | Qualcomm Technologies, Inc. | Use of random sampling technique to reduce finger-coupled noise |
US8933907B2 (en) | 2010-04-30 | 2015-01-13 | Microchip Technology Incorporated | Capacitive touch system using both self and mutual capacitance |
US8542215B2 (en) * | 2010-04-30 | 2013-09-24 | Microchip Technology Incorporated | Mutual capacitance measurement in a multi-touch input device |
US8982060B2 (en) | 2010-08-27 | 2015-03-17 | Apple Inc. | Touch and hover sensor compensation |
CN102402316B (en) * | 2010-09-07 | 2015-04-15 | 群康科技(深圳)有限公司 | Sensing value identification method and driving device for touch panel |
US10019119B2 (en) | 2010-09-09 | 2018-07-10 | 3M Innovative Properties Company | Touch sensitive device with stylus support |
US9389724B2 (en) | 2010-09-09 | 2016-07-12 | 3M Innovative Properties Company | Touch sensitive device with stylus support |
US9823785B2 (en) | 2010-09-09 | 2017-11-21 | 3M Innovative Properties Company | Touch sensitive device with stylus support |
KR101755601B1 (en) * | 2010-11-04 | 2017-07-10 | 삼성디스플레이 주식회사 | Liquid Crystal Display integrated Touch Screen Panel |
US20120313890A1 (en) * | 2011-06-09 | 2012-12-13 | Maxim Integrated Products, Inc. | Inter-symbol interfence reduction for touch panel systems |
KR101434004B1 (en) * | 2011-10-21 | 2014-08-27 | 삼성전기주식회사 | Device and method for sensing touch input |
CN102522975B (en) * | 2011-11-29 | 2014-08-20 | 四川长虹电器股份有限公司 | Adaptive-environmental touch key circuit and key touch detection method |
FR2985017B1 (en) * | 2011-12-23 | 2015-01-02 | Continental Automotive France | DEVICE FOR MEASURING A VARIATION OF LOW CONSUMPTION CAPACITY AND ASSOCIATED METHOD |
DE102012201596A1 (en) * | 2012-02-03 | 2013-08-08 | Robert Bosch Gmbh | Receiving arrangement for a control device in a vehicle and method for generating a synchronization pulse |
CN102636699A (en) * | 2012-03-29 | 2012-08-15 | 广州大学 | Capacitance measuring device |
US9184745B2 (en) * | 2012-04-11 | 2015-11-10 | Ford Global Technologies, Llc | Proximity switch assembly and method of sensing user input based on signal rate of change |
US9086768B2 (en) | 2012-04-30 | 2015-07-21 | Apple Inc. | Mitigation of parasitic capacitance |
CN104272119B (en) | 2012-05-30 | 2017-03-15 | 株式会社村田制作所 | Module and capacitance determining method |
CN103513114B (en) * | 2012-06-29 | 2016-03-23 | 汉王科技股份有限公司 | A kind of capacitance measurement method, device and touch control device |
JP5774555B2 (en) * | 2012-08-02 | 2015-09-09 | 株式会社東海理化電機製作所 | Input device |
TWI509560B (en) * | 2012-08-31 | 2015-11-21 | Egalax Empia Technology Inc | Method and device for image segmentation |
US8810546B1 (en) | 2012-09-26 | 2014-08-19 | Cypress Semiconductor Corporation | Touchscreen panel frequency response determination |
JP6067302B2 (en) * | 2012-09-28 | 2017-01-25 | シナプティクス・ジャパン合同会社 | Semiconductor device |
JP6091833B2 (en) * | 2012-10-04 | 2017-03-08 | 株式会社ワコム | Signal processing circuit, signal processing method, position detection apparatus, and electronic apparatus |
US8723586B1 (en) * | 2012-11-02 | 2014-05-13 | Atmel Corporation | Charge measurement |
US8890841B2 (en) | 2013-03-13 | 2014-11-18 | 3M Innovative Properties Company | Capacitive-based touch apparatus and method therefor, with reduced interference |
US9310931B2 (en) * | 2013-03-15 | 2016-04-12 | Apple Inc. | Dynamic cross-talk mitigation for integrated touch screens |
EP2790326A1 (en) * | 2013-04-08 | 2014-10-15 | Renesas Electronics Europe GmbH | Digital-to-analogue converter |
JP5754468B2 (en) * | 2013-06-13 | 2015-07-29 | トヨタ自動車株式会社 | Capacitor arrangement structure and capacitor mounting method |
US8836669B1 (en) | 2013-09-13 | 2014-09-16 | Cypress Semiconductor Corporation | High resolution capacitance to code converter |
US9933879B2 (en) | 2013-11-25 | 2018-04-03 | Apple Inc. | Reconfigurable circuit topology for both self-capacitance and mutual capacitance sensing |
US20150145535A1 (en) * | 2013-11-26 | 2015-05-28 | Semtech Corporation | Capacitive sensing interface for proximity detection |
KR101659789B1 (en) * | 2013-11-26 | 2016-09-26 | 셈테크 코포레이션 | Capacitive sensing interface for proximity detection |
US9164136B2 (en) * | 2013-12-02 | 2015-10-20 | Atmel Corporation | Capacitive measurement circuit for a touch sensor device |
WO2015139113A1 (en) * | 2014-03-17 | 2015-09-24 | Magna Closures Inc. | Method and system for driving a capacitive sensor |
US9778798B2 (en) * | 2014-06-30 | 2017-10-03 | Synaptics Incorporated | Techniques to determine X-position in gradient sensors |
KR102357768B1 (en) * | 2014-09-26 | 2022-02-04 | 엘지디스플레이 주식회사 | Touch sensing device |
US9946424B2 (en) | 2014-11-05 | 2018-04-17 | 3M Innovative Properties Company | Force-sensing capacitor elements, deformable membranes and electronic devices fabricated therefrom |
EP3040823B1 (en) * | 2014-12-31 | 2017-09-27 | LG Display Co., Ltd. | Display device and driving method thereof |
KR102489958B1 (en) * | 2016-05-09 | 2023-01-19 | 엘지디스플레이 주식회사 | Touch display device and frame structure |
KR20180024500A (en) * | 2016-08-30 | 2018-03-08 | 삼성전자주식회사 | Integrator circuit device and operating method for the same |
US10656191B2 (en) * | 2017-12-18 | 2020-05-19 | Microsoft Technology Licensing, Llc | Capacitance measuring circuit |
EP3542899A1 (en) | 2018-03-20 | 2019-09-25 | Yara International ASA | Method and reactor for producing urea ammonium sulphate |
US10498993B1 (en) * | 2019-02-27 | 2019-12-03 | Omnivision Technologies, Inc. | Ramp signal settling reduction circuitry |
CN110879314A (en) * | 2019-12-12 | 2020-03-13 | 苏州市运泰利自动化设备有限公司 | Capacitance measuring method, capacitance measuring system, electronic device, and storage medium |
JP7400509B2 (en) * | 2020-02-04 | 2023-12-19 | ヤマハ株式会社 | fader device |
CN112485640B (en) * | 2020-11-18 | 2023-06-27 | 苏州华兴源创科技股份有限公司 | Method, device, equipment and storage medium for detecting built-in capacitor |
Citations (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3851262A (en) * | 1972-05-16 | 1974-11-26 | Hewlett Packard Gmbh | Improved control circuitry having reduced jitter, especially for oscilloscopes |
US4887024A (en) * | 1987-10-27 | 1989-12-12 | Aisin Seiki Kabushiki Kaisha | Person detecting device |
US4954823A (en) * | 1984-04-17 | 1990-09-04 | Binstead Ronald P | Touch keyboard systems |
US5136251A (en) * | 1988-09-23 | 1992-08-04 | John Fluke Mfg. Co., Inc. | Capacitance measurement |
US5374787A (en) * | 1992-06-08 | 1994-12-20 | Synaptics, Inc. | Object position detector |
US5461321A (en) * | 1993-09-17 | 1995-10-24 | Penberthy, Inc. | Apparatus and method for measuring capacitance from the duration of a charge-discharge charge cycle |
US5543590A (en) * | 1992-06-08 | 1996-08-06 | Synaptics, Incorporated | Object position detector with edge motion feature |
US5650597A (en) * | 1995-01-20 | 1997-07-22 | Dynapro Systems, Inc. | Capacitive touch sensor |
US5861583A (en) * | 1992-06-08 | 1999-01-19 | Synaptics, Incorporated | Object position detector |
US5926409A (en) * | 1997-09-05 | 1999-07-20 | Information Storage Devices, Inc. | Method and apparatus for an adaptive ramp amplitude controller in nonvolatile memory application |
US6239389B1 (en) * | 1992-06-08 | 2001-05-29 | Synaptics, Inc. | Object position detection system and method |
US6275047B1 (en) * | 1999-03-12 | 2001-08-14 | Fluke Corporation | Capacitance measurement |
US20020008526A1 (en) * | 2000-04-14 | 2002-01-24 | Martin Barry E. | Capacitance level measurement circuit and system |
US6356086B1 (en) * | 1999-04-12 | 2002-03-12 | Sencore, Inc. | Method and apparatus for the in-circuit testing of a capacitor |
US20020116696A1 (en) * | 1999-08-26 | 2002-08-22 | Roberto Suaya | Capacitance and transmission line measurements for an integrated circuit |
US6466036B1 (en) * | 1998-11-25 | 2002-10-15 | Harald Philipp | Charge transfer capacitance measurement circuit |
US6516672B2 (en) * | 2001-05-21 | 2003-02-11 | Rosemount Inc. | Sigma-delta analog to digital converter for capacitive pressure sensor and process transmitter |
US20040255674A1 (en) * | 2002-05-25 | 2004-12-23 | Eckard Steiger | Control device in a vehicle and sensor |
US6961015B2 (en) * | 2002-11-14 | 2005-11-01 | Fyre Storm, Inc. | Touch screen display circuit and voltage measurement circuit |
US20050268260A1 (en) * | 1999-08-26 | 2005-12-01 | Roberto Suaya | Capacitance measurements for an integrated circuit |
US7148697B2 (en) * | 2004-06-04 | 2006-12-12 | Doljack Frank A | System and method for measuring electrical characteristics of a capacitor |
US20070074913A1 (en) * | 2005-10-05 | 2007-04-05 | Geaghan Bernard O | Capacitive touch sensor with independently adjustable sense channels |
US20070107492A1 (en) * | 2001-07-18 | 2007-05-17 | Stmicroelectronics S.R.L. | Self-calibrating oversampling electromechanical modulator and self-calibration method |
US20070143059A1 (en) * | 2005-12-21 | 2007-06-21 | Atmel Germany Gmbh | Measuring device for capacitive pressure measurement |
US7254775B2 (en) * | 2001-10-03 | 2007-08-07 | 3M Innovative Properties Company | Touch panel system and method for distinguishing multiple touch inputs |
US7380891B2 (en) * | 2003-07-08 | 2008-06-03 | Matsushita Electric Industrial Co., Ltd. | Power supply apparatus for vehicle |
US20080142281A1 (en) * | 2006-12-19 | 2008-06-19 | 3M Innovative Properties Company | Capacitance measuring circuit and method |
US20080157867A1 (en) * | 2007-01-03 | 2008-07-03 | Apple Inc. | Individual channel phase delay scheme |
US20080252608A1 (en) * | 2007-04-12 | 2008-10-16 | 3M Innovative Properties Company | Touch sensor with electrode array |
US7821502B2 (en) * | 2005-07-08 | 2010-10-26 | Atmel Corporation | Two-dimensional position sensor |
US7830158B2 (en) * | 2007-12-28 | 2010-11-09 | 3M Innovative Properties Company | Time-sloped capacitance measuring circuits and methods |
US7920134B2 (en) * | 2007-06-13 | 2011-04-05 | Apple Inc. | Periodic sensor autocalibration and emulation by varying stimulus level |
US7986193B2 (en) * | 2007-01-03 | 2011-07-26 | Apple Inc. | Noise reduction within an electronic device using automatic frequency modulation |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5880411A (en) * | 1992-06-08 | 1999-03-09 | Synaptics, Incorporated | Object position detector with edge motion feature and gesture recognition |
CN1202624A (en) * | 1997-06-13 | 1998-12-23 | 巫锦洞 | Method for measuring micro static capacity variation by using delay accumulation mode and its circuit |
JP4363281B2 (en) * | 2004-09-08 | 2009-11-11 | オムロン株式会社 | Capacity measuring device and method, and program |
CN101014207A (en) * | 2005-09-30 | 2007-08-08 | 哈拉尔德·菲利普 | Headsets and headset power management |
CN100426211C (en) * | 2005-10-19 | 2008-10-15 | 鸿富锦精密工业(深圳)有限公司 | Touch type induction system |
CN101082644B (en) * | 2007-01-30 | 2011-02-09 | 王悦 | Method for mirror-image constant flow source measuring capacitance |
-
2008
- 2008-02-07 US US12/027,838 patent/US7830157B2/en not_active Expired - Fee Related
- 2008-02-07 US US12/027,852 patent/US7830158B2/en not_active Expired - Fee Related
- 2008-12-08 WO PCT/US2008/085830 patent/WO2009085571A2/en active Application Filing
- 2008-12-08 EP EP08868124A patent/EP2232275A2/en not_active Withdrawn
- 2008-12-08 CN CN200880125786.2A patent/CN101925827B/en not_active Expired - Fee Related
- 2008-12-08 KR KR1020107016568A patent/KR20100107477A/en not_active Application Discontinuation
- 2008-12-12 EP EP08868771A patent/EP2232277A2/en not_active Withdrawn
- 2008-12-12 KR KR1020107016566A patent/KR20100109935A/en not_active Application Discontinuation
- 2008-12-12 CN CN200880123086XA patent/CN101910849A/en active Pending
- 2008-12-12 WO PCT/US2008/086580 patent/WO2009085656A2/en active Application Filing
- 2008-12-16 KR KR1020107016565A patent/KR20100121605A/en not_active Application Discontinuation
- 2008-12-16 US US12/335,685 patent/US20090167720A1/en not_active Abandoned
- 2008-12-16 WO PCT/US2008/086924 patent/WO2009085727A2/en active Application Filing
- 2008-12-16 CN CN2008801230893A patent/CN101910850A/en active Pending
- 2008-12-16 EP EP08868465A patent/EP2232276A2/en not_active Withdrawn
Patent Citations (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3851262A (en) * | 1972-05-16 | 1974-11-26 | Hewlett Packard Gmbh | Improved control circuitry having reduced jitter, especially for oscilloscopes |
US4954823A (en) * | 1984-04-17 | 1990-09-04 | Binstead Ronald P | Touch keyboard systems |
US4887024A (en) * | 1987-10-27 | 1989-12-12 | Aisin Seiki Kabushiki Kaisha | Person detecting device |
US5136251A (en) * | 1988-09-23 | 1992-08-04 | John Fluke Mfg. Co., Inc. | Capacitance measurement |
US5861583A (en) * | 1992-06-08 | 1999-01-19 | Synaptics, Incorporated | Object position detector |
US5543590A (en) * | 1992-06-08 | 1996-08-06 | Synaptics, Incorporated | Object position detector with edge motion feature |
US6239389B1 (en) * | 1992-06-08 | 2001-05-29 | Synaptics, Inc. | Object position detection system and method |
US5374787A (en) * | 1992-06-08 | 1994-12-20 | Synaptics, Inc. | Object position detector |
US5461321A (en) * | 1993-09-17 | 1995-10-24 | Penberthy, Inc. | Apparatus and method for measuring capacitance from the duration of a charge-discharge charge cycle |
US5650597A (en) * | 1995-01-20 | 1997-07-22 | Dynapro Systems, Inc. | Capacitive touch sensor |
US5926409A (en) * | 1997-09-05 | 1999-07-20 | Information Storage Devices, Inc. | Method and apparatus for an adaptive ramp amplitude controller in nonvolatile memory application |
US6466036B1 (en) * | 1998-11-25 | 2002-10-15 | Harald Philipp | Charge transfer capacitance measurement circuit |
US6275047B1 (en) * | 1999-03-12 | 2001-08-14 | Fluke Corporation | Capacitance measurement |
US6356086B1 (en) * | 1999-04-12 | 2002-03-12 | Sencore, Inc. | Method and apparatus for the in-circuit testing of a capacitor |
US20050268260A1 (en) * | 1999-08-26 | 2005-12-01 | Roberto Suaya | Capacitance measurements for an integrated circuit |
US20020116696A1 (en) * | 1999-08-26 | 2002-08-22 | Roberto Suaya | Capacitance and transmission line measurements for an integrated circuit |
US7260796B2 (en) * | 1999-08-26 | 2007-08-21 | Roberto Suaya | Capacitance measurements for an integrated circuit |
US20020008526A1 (en) * | 2000-04-14 | 2002-01-24 | Martin Barry E. | Capacitance level measurement circuit and system |
US6529017B2 (en) * | 2000-04-14 | 2003-03-04 | Robertshaw Controls Company | Capacitance level measurement circuit and system |
US6516672B2 (en) * | 2001-05-21 | 2003-02-11 | Rosemount Inc. | Sigma-delta analog to digital converter for capacitive pressure sensor and process transmitter |
US20070107492A1 (en) * | 2001-07-18 | 2007-05-17 | Stmicroelectronics S.R.L. | Self-calibrating oversampling electromechanical modulator and self-calibration method |
US7254775B2 (en) * | 2001-10-03 | 2007-08-07 | 3M Innovative Properties Company | Touch panel system and method for distinguishing multiple touch inputs |
US20040255674A1 (en) * | 2002-05-25 | 2004-12-23 | Eckard Steiger | Control device in a vehicle and sensor |
US6961015B2 (en) * | 2002-11-14 | 2005-11-01 | Fyre Storm, Inc. | Touch screen display circuit and voltage measurement circuit |
US7380891B2 (en) * | 2003-07-08 | 2008-06-03 | Matsushita Electric Industrial Co., Ltd. | Power supply apparatus for vehicle |
US7148697B2 (en) * | 2004-06-04 | 2006-12-12 | Doljack Frank A | System and method for measuring electrical characteristics of a capacitor |
US7821502B2 (en) * | 2005-07-08 | 2010-10-26 | Atmel Corporation | Two-dimensional position sensor |
US20070074913A1 (en) * | 2005-10-05 | 2007-04-05 | Geaghan Bernard O | Capacitive touch sensor with independently adjustable sense channels |
US20070143059A1 (en) * | 2005-12-21 | 2007-06-21 | Atmel Germany Gmbh | Measuring device for capacitive pressure measurement |
US20080142281A1 (en) * | 2006-12-19 | 2008-06-19 | 3M Innovative Properties Company | Capacitance measuring circuit and method |
US20080157867A1 (en) * | 2007-01-03 | 2008-07-03 | Apple Inc. | Individual channel phase delay scheme |
US7986193B2 (en) * | 2007-01-03 | 2011-07-26 | Apple Inc. | Noise reduction within an electronic device using automatic frequency modulation |
US20080252608A1 (en) * | 2007-04-12 | 2008-10-16 | 3M Innovative Properties Company | Touch sensor with electrode array |
US7920134B2 (en) * | 2007-06-13 | 2011-04-05 | Apple Inc. | Periodic sensor autocalibration and emulation by varying stimulus level |
US7830158B2 (en) * | 2007-12-28 | 2010-11-09 | 3M Innovative Properties Company | Time-sloped capacitance measuring circuits and methods |
Cited By (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100141591A1 (en) * | 2008-12-09 | 2010-06-10 | Lin Chien-Huang | Composite touch panel and method for operating the same |
US20100283759A1 (en) * | 2009-05-07 | 2010-11-11 | Renesas Technology Corp. | Touch sensor system and microcomputer |
US20100321313A1 (en) * | 2009-06-18 | 2010-12-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US8692779B2 (en) | 2009-06-18 | 2014-04-08 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US20100321334A1 (en) * | 2009-06-18 | 2010-12-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US20100321314A1 (en) * | 2009-06-18 | 2010-12-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US20100321331A1 (en) * | 2009-06-18 | 2010-12-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US20100321315A1 (en) * | 2009-06-18 | 2010-12-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US9158418B2 (en) * | 2009-06-18 | 2015-10-13 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US20100321333A1 (en) * | 2009-06-18 | 2010-12-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US20100321332A1 (en) * | 2009-06-18 | 2010-12-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US8587534B2 (en) | 2009-06-18 | 2013-11-19 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US8587535B2 (en) | 2009-06-18 | 2013-11-19 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US8581861B2 (en) | 2009-06-18 | 2013-11-12 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US8487891B2 (en) | 2009-06-18 | 2013-07-16 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US8896547B2 (en) | 2009-06-18 | 2014-11-25 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US10635239B2 (en) | 2009-10-21 | 2020-04-28 | Japan Display Inc. | Electrostatic capacitance-type input device |
US9298321B2 (en) * | 2009-10-21 | 2016-03-29 | Japan Display Inc. | Electrostatic capacitance-type input device and input device-attached electro-optical apparatus |
US9588630B2 (en) | 2009-10-21 | 2017-03-07 | Japan Display Inc. | Electrostatic capacitance-type input device and input device-attached electro-optical apparatus |
US9791974B2 (en) | 2009-10-21 | 2017-10-17 | Japan Display Inc. | Electrostatic capacitance-type input device and input device-attached electro-optical apparatus |
US10019111B2 (en) | 2009-10-21 | 2018-07-10 | Japan Display Inc. | Electrostatic capacitance-type input device and input device-attached electro-optical apparatus |
US10310673B2 (en) | 2009-10-21 | 2019-06-04 | Japan Display Inc. | Electrostatic capacitance-type input device and input device-attached electro-optical apparatus |
US20110090159A1 (en) * | 2009-10-21 | 2011-04-21 | Sony Corporation | Electrostatic capacitance-type input device and input device-attached electro-optical apparatus |
US8780072B2 (en) | 2009-12-18 | 2014-07-15 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US20110148806A1 (en) * | 2009-12-18 | 2011-06-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US8466890B2 (en) | 2009-12-18 | 2013-06-18 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US8462136B2 (en) | 2009-12-18 | 2013-06-11 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US20110148785A1 (en) * | 2009-12-18 | 2011-06-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
US20110153263A1 (en) * | 2009-12-18 | 2011-06-23 | Wacom Co., Ltd. | Pointer detection apparatus and pointer detection method |
WO2011149750A2 (en) * | 2010-05-25 | 2011-12-01 | 3M Innovative Properties Company | High speed low power multi-touch touch device and controller therefor |
WO2011149750A3 (en) * | 2010-05-25 | 2012-04-19 | 3M Innovative Properties Company | High speed low power multi-touch touch device and controller therefor |
CN102906679A (en) * | 2010-05-25 | 2013-01-30 | 3M创新有限公司 | High speed low power multi-touch touch device and controller therefor |
US10620765B2 (en) * | 2012-04-30 | 2020-04-14 | Apple Inc. | Wide dynamic range capacitive sensing |
US20180335873A1 (en) * | 2012-04-30 | 2018-11-22 | Apple Inc. | Wide dynamic range capacitive sensing |
US9606684B2 (en) * | 2012-06-27 | 2017-03-28 | Sharp Kabushiki Kaisha | Touch panel controller, touch panel device, and electronic information device |
US20140210767A1 (en) * | 2013-01-30 | 2014-07-31 | Samsung Display Co., Ltd. | Touch screen display device |
US9880667B2 (en) | 2013-01-30 | 2018-01-30 | Samsung Display Co., Ltd. | Touch screen display device |
US9197167B2 (en) * | 2014-01-27 | 2015-11-24 | Pixart Imaging Inc. | Amplifying circuit and touch control sensing system |
US20150214899A1 (en) * | 2014-01-27 | 2015-07-30 | Pixart Imaging Inc. | Amplifying circuit and touch control sensing system |
CN104811145A (en) * | 2014-01-27 | 2015-07-29 | 原相科技股份有限公司 | Amplifying circuit and touch control sensing system |
US10101862B2 (en) * | 2014-05-16 | 2018-10-16 | Leopold Kotsai GmbH & Co. KG | Method for measuring a capacitance value |
US20170010721A1 (en) * | 2014-05-16 | 2017-01-12 | Leopold Kostal Gmbh & Co. Kg | Method for Measuring a Capacitance Value |
US9791986B2 (en) * | 2014-10-06 | 2017-10-17 | Samsung Electronics Co., Ltd. | Touch display device for controlling offset capacitance calibration |
CN105487730A (en) * | 2014-10-06 | 2016-04-13 | 三星电子株式会社 | Touch display device for controlling offset capacitance calibration |
US20160098117A1 (en) * | 2014-10-06 | 2016-04-07 | Samsung Electronics Co., Ltd. | Touch display device for controlling offset capacitance calibration |
US9965071B2 (en) * | 2014-12-31 | 2018-05-08 | Lg Display Co., Ltd. | Display device and driving method thereof |
US10423262B2 (en) | 2014-12-31 | 2019-09-24 | Lg Display Co., Ltd. | Display device and driving method thereof |
US9285913B1 (en) * | 2014-12-31 | 2016-03-15 | Lg Display Co., Ltd. | Display device and driving method thereof |
US20220155355A1 (en) * | 2019-04-10 | 2022-05-19 | Iee International Electronics & Engineering S.A. | Multi-channel capacitance sensing measurement circuit |
US11914831B1 (en) * | 2023-02-05 | 2024-02-27 | Shenzhen GOODIX Technology Co., Ltd. | Self-capacitor sensing for capacitive touch panels |
Also Published As
Publication number | Publication date |
---|---|
WO2009085656A2 (en) | 2009-07-09 |
KR20100121605A (en) | 2010-11-18 |
US20090167326A1 (en) | 2009-07-02 |
WO2009085727A3 (en) | 2009-09-03 |
CN101910849A (en) | 2010-12-08 |
US7830158B2 (en) | 2010-11-09 |
EP2232276A2 (en) | 2010-09-29 |
KR20100109935A (en) | 2010-10-11 |
WO2009085571A3 (en) | 2009-10-01 |
CN101925827B (en) | 2015-04-22 |
US20090167325A1 (en) | 2009-07-02 |
WO2009085571A2 (en) | 2009-07-09 |
CN101910850A (en) | 2010-12-08 |
WO2009085727A2 (en) | 2009-07-09 |
KR20100107477A (en) | 2010-10-05 |
US7830157B2 (en) | 2010-11-09 |
EP2232277A2 (en) | 2010-09-29 |
CN101925827A (en) | 2010-12-22 |
EP2232275A2 (en) | 2010-09-29 |
WO2009085656A3 (en) | 2009-09-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20090167720A1 (en) | Multiple capacitance measuring circuits and methods | |
US8207944B2 (en) | Capacitance measuring circuit and method | |
US9727164B2 (en) | Touch detecting circuit and semiconductor integrated circuit using the same | |
CN105183248B (en) | Capacitance detection circuit, touch detection circuit, and semiconductor integrated circuit including the same | |
EP2786489B1 (en) | Capacitive sensor interface and method | |
KR20190015436A (en) | Multi-step incremental switching scheme | |
EP3543716A1 (en) | Capacitance detection circuit, touch apparatus, and terminal device | |
CN102187236A (en) | Mutual capacitance measuring circuits and methods | |
EP2223199A2 (en) | System and method for determining touch positions based on position-dependent electrical charges | |
WO2011108037A1 (en) | Capacitive touch panel | |
US8421774B2 (en) | Sensing circuit for use with capacitive touch panel | |
JP2015122020A (en) | Touch panel control circuit and semiconductor integrated circuit including the same | |
US20110169768A1 (en) | Electrostatic detection device, information apparatus, and electrostatic detection method | |
CN111801584A (en) | Capacitance detection circuit, touch device and terminal equipment | |
CN104854541A (en) | Touch panel device and touch panel drive method | |
JP2015118506A (en) | Touch panel control circuit and semiconductor integrated circuit including the same | |
JP2011166240A (en) | System and device for detecting capacitance | |
US9411480B2 (en) | Controlling method and touch panel using the same for reducing resolution requirement of analog-digital converter | |
EP2722985B1 (en) | Method of differential measurement of voltage levels of capacitive change. | |
WO2014174886A1 (en) | Touch panel and display device with touch panel | |
TWI507951B (en) | Capacitive touch panel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: 3M INNOVATIVE PROPERTIES COMPANY, MINNESOTA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GEAGHAN, BERNARD O.;REEL/FRAME:021984/0637 Effective date: 20080915 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |