US20090213911A1 - Code tracking loop with automatic power normalization - Google Patents
Code tracking loop with automatic power normalization Download PDFInfo
- Publication number
- US20090213911A1 US20090213911A1 US12/435,105 US43510509A US2009213911A1 US 20090213911 A1 US20090213911 A1 US 20090213911A1 US 43510509 A US43510509 A US 43510509A US 2009213911 A1 US2009213911 A1 US 2009213911A1
- Authority
- US
- United States
- Prior art keywords
- signal
- version
- error signal
- base
- power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
- H04B1/7073—Synchronisation aspects
- H04B1/7085—Synchronisation aspects using a code tracking loop, e.g. a delay-locked loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
- H04B1/709—Correlator structure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/002—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
- H04L7/0029—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of received data signal
Definitions
- the present invention relates to a code tracking system for a receiver of a code division multiple access (CDMA) communication system. More specifically, the present invention relates to a second order code tracking system for more effectively removing the timing difference between the transmitted code and the received code.
- CDMA code division multiple access
- Synchronization is an important task in any kind of telecommunication.
- levels of synchronization such as, carrier, frequency, code, symbol, frame and network synchronization.
- synchronization can be distinguished into two phases, which are acquisition (initial synchronization) and tracking (fine synchronization).
- a typical wireless communication system sends downlink communications from a base station to one or a plurality of User Equipments (UEs) and uplink communications from UEs to the base station.
- UEs User Equipments
- a receiver within the UE works by correlating, or despreading, the received downlink signal with a known code sequence. The sequence must be exactly synchronized to the received sequence in order to get the maximal output from the correlator.
- the receiver should be able to easily adapt to a change in the environment of a radio line changing without ceasing operation. In order to accomplish this, present receivers gather as much of the transmitted signal energy as possible in order to maximize the signal-to-noise ratio. In multi-path fading channels, however, the signal energy is dispersed over a certain amount of time due to distinct echo paths and scattering.
- One crucial task of the receiver is thus to estimate the channel to improve its performance. If the receiver has information about the channel profile, one way of gathering signal energy is then to assign several correlator branches to different echo paths and combine their outputs constructively, a structure known as the RAKE receiver.
- the RAKE receiver has several fingers, one for each echo path, and in each finger, the path delay with respect to some reference delay such as a direct or the earliest received path, must be estimated and tracked throughout the transmission.
- the estimation of the paths initial position in time is obtained by using a multi-path search algorithm.
- the multi-path search algorithm does an extensive search through correlators to locate the paths with a chip accuracy.
- the tracking units generate accurate estimates for the delays of several multi-path components by means of early-late timing error detectors and utilize these estimates for the different delays to shift the phase of the codes.
- This type of tracking unit is known as an early-late gate synchronizer.
- a delay-locked loop (DLL) is commonly used to implement the early-late gate synchronizer. Illustrated in FIG.
- the bandwidth of the Code Tracking Loop determines the noise filtering capability of the synchronizer. The narrower the bandwidth, the more robust the synchronizer is to distortion from noise and less sensitive to small signal changes.
- the bandwidth of the loop depends on the parameters of the loop filter (alpha, beta), total loop gain (K T ), and input signal power level (P in ). Damping ratio of the loop also depends on the same parameters. Damping ratio of the loop determines the stability of the loop. Although the parameters of the loop can be fixed, it is very difficult to fix the input signal level.
- AGC Automatic Gain Control
- the present invention is a receiver, included in a user equipment (UE), of a code division multiple access (CDMA) communication system which includes the UE and a plurality of base stations.
- the UE is in communication with one of the plurality of base stations and receives a communication signal from the base station through the receiver.
- the communication signal is correlated by said receiver using a delay locked code tracking loop, that estimates and tracks a channel delay of the communication signal.
- the tracking loop comprises a reference code generator for generating a reference code signal and an interpolator for generating timed signal versions in response to the receipt of said communication.
- a timed signal correlator also included in the track loop for correlating at least two of the timed signal versions with the code reference signal. The result of the correlation is used for generating an error signal.
- An automatic power normalization loop (APN) which is responsive to the interpolator, generates a power error signal that is used to normalize the error signal through a normalization circuit.
- APN automatic power normalization loop
- FIG. 1 is a block diagram of a prior art delay-locked tracking loop.
- FIG. 2 is a block diagram of a delay-locked code tracking loop with automatic power normalization in accordance with the present invention.
- FIG. 3 is a flow diagram of the delay-locked code tracking loop of the present invention.
- FIG. 4 is a block diagram of an exemplary loop filter included in the delay-locked tracking loop of the present invention.
- FIG. 2 Illustrated in FIG. 2 is a block diagram of the delay-locked code tracking loop (DCTL) 10 in accordance with the preferred embodiment of the present invention.
- the DCTL comprises an interpolator 11 , two integrate and dump devices 12 a, 12 b, two squaring devices 13 a, 13 b, a normalization device 14 , a loop filter 15 , a code generator 16 , an accumulator 17 , a limiter 18 , a quantizer 19 , a gain circuit 9 , and an automatic power normalization loop (APN) 20 .
- the delay-lock code tracking loop 10 receives an input signal x (t ⁇ T), where T is the timing error in the received signal.
- the interpolator 11 coupled to the integrate devices 12 a , 12 b, the code generator 16 , and the APN 20 , receives the input signal x (t ⁇ T) and creates three outputs: Punctual, Early and Late.
- the Early and Late outputs are a half chip early and a half chip late versions of the punctual output, respectively. They are all obtained by interpolation of the incoming signal x (t ⁇ T).
- the punctual output is the main output of the DCTL 10 , the early and late outputs are used only inside the code tracking loop 10 algorithm.
- the early and late signals are correlated with the output of the reference code generator 16 , such as a pilot code generator, in lower and upper branches of the DCTL using the integrate devices 12 a, 12 b, respectively.
- the reference code generator 16 such as a pilot code generator
- the correlated signals are forwarded to squaring devices 13 a, 13 b, respectively. Since phase synchronization is not acquired at this stage, squaring is used to obtain non-coherent CTL.
- the difference of the two branches are taken to produce an error signal e(t), which is proportional to the timing error.
- the error signal e(t) is then power normalized against a power error signal (P e ) by the normalization circuit 14 (to be disclosed hereinafter) and output to the loop filter 15 .
- the loop filter 15 coupled to the normalization device 14 and the accumulator 17 , filters the normalized error signal e(t) and forwards it to the accumulator 17 .
- An exemplary loop filter is a classical proportional integrator (PI) filter, but any first order low-pass filter would be appropriate for the present invention.
- the PI filter including a loop filter accumulator 41 , has two branches, as shown in FIG. 4 . One branch creates a control signal proportional to the current value of the error signal and the other branch produces a signal proportional to the average value of the error signal. These signals are combined after being multiplied by two different constants, alpha and beta.
- the accumulator 41 inside the PI filter works exactly the same way as the accumulator 17 described below.
- the accumulator 17 coupled to the loop filter and a gain circuit 9 , receives the filtered error signal from the loop filter 15 and processes the signal. Those having skills in the art know that the accumulator 17 simply adds its current input to its previous output. Initially, the output of the accumulator 17 is set to zero. There is an overflow detection inside the accumulator to limit the output value. The accumulation by the accumulator 17 together with the loop filter 15 is used to obtain the second order feedback loop response. The accumulator 17 then forwards the error signal e(t) to the gain circuit 9 .
- the gain circuit 9 coupled to the accumulator 17 and a limiter circuit 18 , receives the output of the accumulator 17 and adjust the level of the filtered signal to match the interpolator 11 timing shift value. This circuit changes the sign in the timing air signal to correct the timing delay/advance of the incoming signal reference to the code generator 16 . Once this is accomplished, the gain circuit 9 forwards the adjusted error signal e(t) to a limiter circuit 18 that limits the over shoot of the error signal if it is above the chip duration ⁇ Tc to Tc. The limiter 18 forwards the error signal to the quantizer 19 where the discrete value of the delay estimate is obtained and forwarded back to the interpolator 11 . In this design, a thirty-two (32) level quantizer is used to obtain an accuracy of Tc/16. Although any level of quantizer can be used for different levels of delay estimate accuracy
- DCTL is a second order feedback loop.
- H(s) for a second order feedback loop can be written as:
- the values of natural frequency and damping ratio determine the main characteristics of the loop such as stability, gain and phase margins, bandwidth, convergence time, and steady state jitter. These characteristics are fixed during the design and should not change with respect to the input. Otherwise, the DCTL may malfunction and produce unexpected results. However, as seen from equations 2, 3, and 4, they all depend on input signal power, P in , which may change considerably during the communication process.
- an Automatic Power Normalization loop 20 is included in the delay-locked tracking loop 10 of the present invention.
- the APN 20 coupled to the interpolator 11 , the code generator 16 and the normalization circuit 11 , comprises an integrate and dump circuit 21 , a squaring device 22 , an adder 24 , and a moving average (MA) filter 23 .
- the punctual output from the interpolator 11 is the input to the APN loop 20 .
- the punctual signal is received by the integrate and dump circuit 21 along with the signal from the code generator 16 .
- the integrate and dump circuit 21 is coupled to the code generator 16 , the interpolator 11 , and the squaring device 22 .
- the integrate and dump circuit 21 correlates the punctual signal received from the interpolator 11 with the signal received from the reference code generator 16 . Once the two signals are correlated the integrate circuit 21 forwards the correlated signal to the squaring device 22 .
- the squaring device 22 coupled to the integrate circuit 21 and the adder 24 , squares the correlated signal and forwards the squared signal to the adder 24 .
- the adder 24 subtracts the squared output from the squaring device 22 from a reference signal power (P) the reference signal power (P) is a predetermined value and is used in the design of the DLL 10 to set the parameters. As those skilled in the art know, the reference power level (P) may be any predetermined value.
- the subtracting of the squared signal by the adder 24 results in a power difference signal, which is forwarded to the moving average filter 23 .
- the Moving Average (MA) filter 23 coupled to the adder 24 and the normalization circuit 14 , receives the difference signal and filters it.
- the MA filter 23 consists of a real valued register of size N, an adder, and a constant multiplier with a factor of 1/N.
- N is selected to be twenty (20), which corresponds to 20 symbols processed.
- the MA filter size is selected such that it will be insensitive to instantaneous power changes due to fading, however it will compensate for the average input signal level changes.
- the normalization circuit 14 coupled to the squaring devices 13 a, 13 b and the APN 20 , receives the error e(t) corresponding to the difference between the late and early outputs of the interpolator 11 and the power error signal P e from the APN 20 . In order to normalize the error signal e(t) against the power error signal P e , the normalization circuit 14 multiplies the error signal e(t) by (P/(P+P e )), where P is the referenced signal power level used in the APN loop 20 .
- the normalization of the error signal instead of the input signal results in a reduced number of multiplications (normalization) by a factor equal to the spreading factor.
- a limiter (not shown) that limits the multiplication factor from 0.1 to 10 or ⁇ 20 dB to 20 dB. This limiter is used to prevent noise amplification.
- the power level difference signal is then filtered to produce a power level error signal Pe (step 305 b ).
- the error signal corresponding to the late and early outputs, is normalized against the power level error signal Pe from the APN loop 20 (step 306 ).
- the normalized error signal is then processed to produce a delay estimate (step 307 ) which is forwarded back to the input of the DLL tracking loop 10 (step 308 ).
Abstract
The present invention is for a receiver incorporated into User Equipment (UE) or base stations of a code division multiple access (CDMA) communication system. The UE and base station are in communication with one of the plurality of base stations and receives a communication signal through the receiver. The communication signal is correlated using a delay locked code tracking loop, that estimates and tracks a channel delay. The tracking loop comprises a reference code generator and an interpolator for generating timed signal versions in response to said communication. A timed signal correlator, included in the tracking loop for correlating at least two of the timed signal versions with the code reference signal. The result of the correlation is used for generating an error signal. An automatic power normalization loop (APN), that is responsive to the interpolator, generates a power error signal that normalizes the error signal through a normalization circuit.
Description
- The application is a continuation of U.S. patent application Ser. No. 11/338,226, filed Jan. 24, 2006, now U.S. Pat. No. 7,529,292, issuing May 5, 2009, which is a continuation of U.S. patent application Ser. No.10/686,057, filed Oct. 14, 2003, which is a continuation of U.S. patent application Ser. No. 10/252,640, filed Sep. 23, 2002, which is a continuation of U.S. patent application Ser. No.10/034,867, filed Dec. 27, 2001, now U.S. Pat. No. 6,456,648, issued Sep. 24, 2002, which claims priority from U.S. Provisional Patent Application No. 60/326,308, filed Oct. 1, 2001.
- The present invention relates to a code tracking system for a receiver of a code division multiple access (CDMA) communication system. More specifically, the present invention relates to a second order code tracking system for more effectively removing the timing difference between the transmitted code and the received code.
- Synchronization is an important task in any kind of telecommunication. There are several levels of synchronization, such as, carrier, frequency, code, symbol, frame and network synchronization. In all these levels, synchronization can be distinguished into two phases, which are acquisition (initial synchronization) and tracking (fine synchronization).
- A typical wireless communication system sends downlink communications from a base station to one or a plurality of User Equipments (UEs) and uplink communications from UEs to the base station. A receiver within the UE works by correlating, or despreading, the received downlink signal with a known code sequence. The sequence must be exactly synchronized to the received sequence in order to get the maximal output from the correlator. The receiver should be able to easily adapt to a change in the environment of a radio line changing without ceasing operation. In order to accomplish this, present receivers gather as much of the transmitted signal energy as possible in order to maximize the signal-to-noise ratio. In multi-path fading channels, however, the signal energy is dispersed over a certain amount of time due to distinct echo paths and scattering. One crucial task of the receiver is thus to estimate the channel to improve its performance. If the receiver has information about the channel profile, one way of gathering signal energy is then to assign several correlator branches to different echo paths and combine their outputs constructively, a structure known as the RAKE receiver.
- The RAKE receiver has several fingers, one for each echo path, and in each finger, the path delay with respect to some reference delay such as a direct or the earliest received path, must be estimated and tracked throughout the transmission. The estimation of the paths initial position in time is obtained by using a multi-path search algorithm. The multi-path search algorithm does an extensive search through correlators to locate the paths with a chip accuracy. After these initial positions are found, the tracking units generate accurate estimates for the delays of several multi-path components by means of early-late timing error detectors and utilize these estimates for the different delays to shift the phase of the codes. This type of tracking unit is known as an early-late gate synchronizer. A delay-locked loop (DLL) is commonly used to implement the early-late gate synchronizer. Illustrated in
FIG. 1 is a block diagram of this delay-locked loop. The bandwidth of the Code Tracking Loop (CTL) determines the noise filtering capability of the synchronizer. The narrower the bandwidth, the more robust the synchronizer is to distortion from noise and less sensitive to small signal changes. The bandwidth of the loop depends on the parameters of the loop filter (alpha, beta), total loop gain (KT), and input signal power level (Pin). Damping ratio of the loop also depends on the same parameters. Damping ratio of the loop determines the stability of the loop. Although the parameters of the loop can be fixed, it is very difficult to fix the input signal level. - Most of the digital receivers employ some form of Automatic Gain Control (AGC) in their physical layers. Although AGC limits the input signal level, the dynamic level of the signal level is still large. This is due to the fact that AGC is actually designed to prevent the Analog to Digital Converter (ADC) from entering saturation.
- Since the dynamic range of the input signal level is not effectively limited, the bandwidth and damping ratio of the code tracking loop changes with input signal power. This results in degradation in performance for the code tracking loop.
- Accordingly, there exists a need for a code tracking loop that maintains the bandwidth and damping ratio of the loop regardless of changes with the input signal power level.
- Other objects and advantages of the present invention will become apparent after reading the description of the preferred embodiment.
- The present invention is a receiver, included in a user equipment (UE), of a code division multiple access (CDMA) communication system which includes the UE and a plurality of base stations. The UE is in communication with one of the plurality of base stations and receives a communication signal from the base station through the receiver. The communication signal is correlated by said receiver using a delay locked code tracking loop, that estimates and tracks a channel delay of the communication signal. The tracking loop comprises a reference code generator for generating a reference code signal and an interpolator for generating timed signal versions in response to the receipt of said communication. A timed signal correlator, also included in the track loop for correlating at least two of the timed signal versions with the code reference signal. The result of the correlation is used for generating an error signal. An automatic power normalization loop (APN), which is responsive to the interpolator, generates a power error signal that is used to normalize the error signal through a normalization circuit.
-
FIG. 1 is a block diagram of a prior art delay-locked tracking loop. -
FIG. 2 is a block diagram of a delay-locked code tracking loop with automatic power normalization in accordance with the present invention. -
FIG. 3 is a flow diagram of the delay-locked code tracking loop of the present invention. -
FIG. 4 is a block diagram of an exemplary loop filter included in the delay-locked tracking loop of the present invention. - The preferred embodiment will be described with reference to the drawing figures wherein like numerals repeat like elements throughout.
- Illustrated in
FIG. 2 is a block diagram of the delay-locked code tracking loop (DCTL) 10 in accordance with the preferred embodiment of the present invention. The DCTL comprises aninterpolator 11, two integrate anddump devices squaring devices normalization device 14, aloop filter 15, acode generator 16, anaccumulator 17, alimiter 18, aquantizer 19, again circuit 9, and an automatic power normalization loop (APN) 20. The delay-lockcode tracking loop 10 receives an input signal x (t−T), where T is the timing error in the received signal. Since the timing error is confined to −Tc to Tc, where Tc is the chip duration using the multi-path search algorithm, the only way to shift the incoming signal is by using mathematical interpolation. Accordingly, theinterpolator 11, coupled to theintegrate devices code generator 16, and theAPN 20, receives the input signal x (t−T) and creates three outputs: Punctual, Early and Late. As those skilled in the art know, the Early and Late outputs are a half chip early and a half chip late versions of the punctual output, respectively. They are all obtained by interpolation of the incoming signal x (t−T). After theinterpolator 11, down-sampling takes place, all three outputs are preferably down-sampled by an over-sampling ratio of the transmitted signal. The punctual output is the main output of theDCTL 10, the early and late outputs are used only inside thecode tracking loop 10 algorithm. - The early and late signals are correlated with the output of the
reference code generator 16, such as a pilot code generator, in lower and upper branches of the DCTL using the integratedevices code generator 16 and the early and late outputs have been correlated, the correlated signals are forwarded to squaringdevices - After correlation and squaring, the difference of the two branches (early and late) are taken to produce an error signal e(t), which is proportional to the timing error. The error signal e(t) is then power normalized against a power error signal (Pe) by the normalization circuit 14 (to be disclosed hereinafter) and output to the
loop filter 15. - The
loop filter 15, coupled to thenormalization device 14 and theaccumulator 17, filters the normalized error signal e(t) and forwards it to theaccumulator 17. An exemplary loop filter is a classical proportional integrator (PI) filter, but any first order low-pass filter would be appropriate for the present invention. The PI filter, including aloop filter accumulator 41, has two branches, as shown inFIG. 4 . One branch creates a control signal proportional to the current value of the error signal and the other branch produces a signal proportional to the average value of the error signal. These signals are combined after being multiplied by two different constants, alpha and beta. Theaccumulator 41 inside the PI filter works exactly the same way as theaccumulator 17 described below. - The
accumulator 17, coupled to the loop filter and again circuit 9, receives the filtered error signal from theloop filter 15 and processes the signal. Those having skills in the art know that theaccumulator 17 simply adds its current input to its previous output. Initially, the output of theaccumulator 17 is set to zero. There is an overflow detection inside the accumulator to limit the output value. The accumulation by theaccumulator 17 together with theloop filter 15 is used to obtain the second order feedback loop response. Theaccumulator 17 then forwards the error signal e(t) to thegain circuit 9. - The
gain circuit 9, coupled to theaccumulator 17 and alimiter circuit 18, receives the output of theaccumulator 17 and adjust the level of the filtered signal to match theinterpolator 11 timing shift value. This circuit changes the sign in the timing air signal to correct the timing delay/advance of the incoming signal reference to thecode generator 16. Once this is accomplished, thegain circuit 9 forwards the adjusted error signal e(t) to alimiter circuit 18 that limits the over shoot of the error signal if it is above the chip duration −Tc to Tc. Thelimiter 18 forwards the error signal to thequantizer 19 where the discrete value of the delay estimate is obtained and forwarded back to theinterpolator 11. In this design, a thirty-two (32) level quantizer is used to obtain an accuracy of Tc/16. Although any level of quantizer can be used for different levels of delay estimate accuracy - DCTL is a second order feedback loop. In control system notation, the system function, H(s), for a second order feedback loop can be written as:
-
- where ζ is the damping ratio and ωn is the natural frequency of the system. These can be written in terms of the parameters of the DCTL as follows:
-
- where alpha and beta are the loop filter parameters, KT=KSK is the total open loop gain including the S-curve gain and the external gain, and Pin is the input signal power. The two-sided noise bandwidth of the system is given by
-
- As an example, a Universal Mobile Telecommunications System (UMTS) Frequency Division Duplex (FDD) UE receiver design with a chip rate of 3.84 MHz and 2 times over-sampling use the following values: spreading factor of 256 for the pilot code, loop gain K=0.01, alpha=0.0141, and beta=0.00001. The values of natural frequency and damping ratio determine the main characteristics of the loop such as stability, gain and phase margins, bandwidth, convergence time, and steady state jitter. These characteristics are fixed during the design and should not change with respect to the input. Otherwise, the DCTL may malfunction and produce unexpected results. However, as seen from equations 2, 3, and 4, they all depend on input signal power, Pin, which may change considerably during the communication process.
- In order to overcome the effects of the input signal x (t−T) power level changing, an Automatic Power Normalization loop 20 (APN) is included in the delay-locked
tracking loop 10 of the present invention. TheAPN 20, coupled to theinterpolator 11, thecode generator 16 and thenormalization circuit 11, comprises an integrate and dumpcircuit 21, a squaringdevice 22, anadder 24, and a moving average (MA)filter 23. The punctual output from theinterpolator 11 is the input to theAPN loop 20. The punctual signal is received by the integrate and dumpcircuit 21 along with the signal from thecode generator 16. The integrate and dumpcircuit 21 is coupled to thecode generator 16, theinterpolator 11, and the squaringdevice 22. Similar to the integrate and dumpcircuits circuit 21 correlates the punctual signal received from theinterpolator 11 with the signal received from thereference code generator 16. Once the two signals are correlated the integratecircuit 21 forwards the correlated signal to the squaringdevice 22. - The squaring
device 22, coupled to the integratecircuit 21 and theadder 24, squares the correlated signal and forwards the squared signal to theadder 24. Theadder 24 subtracts the squared output from the squaringdevice 22 from a reference signal power (P) the reference signal power (P) is a predetermined value and is used in the design of theDLL 10 to set the parameters. As those skilled in the art know, the reference power level (P) may be any predetermined value. The subtracting of the squared signal by theadder 24 results in a power difference signal, which is forwarded to the movingaverage filter 23. - The Moving Average (MA)
filter 23, coupled to theadder 24 and thenormalization circuit 14, receives the difference signal and filters it. TheMA filter 23 consists of a real valued register of size N, an adder, and a constant multiplier with a factor of 1/N. Each time a new input is passed to theMA filter 23 the register elements are shifted one to the right. The element that came the earliest (on the right most side) is cleared and the current input value is placed in the left most place in the register. After this shift, each element in the register is added. The total value is multiplied by 1/N to produce the average value for the power error signal (Pe). It is preferable that N be selected to be twenty (20), which corresponds to 20 symbols processed. The MA filter size is selected such that it will be insensitive to instantaneous power changes due to fading, however it will compensate for the average input signal level changes. Once theMA filter 23 filters the power difference signal, a filtered power error signal Pe is forwarded to thenormalization circuit 14. - The
normalization circuit 14, coupled to thesquaring devices APN 20, receives the error e(t) corresponding to the difference between the late and early outputs of theinterpolator 11 and the power error signal Pe from theAPN 20. In order to normalize the error signal e(t) against the power error signal Pe, thenormalization circuit 14 multiplies the error signal e(t) by (P/(P+Pe)), where P is the referenced signal power level used in theAPN loop 20. - The normalization of the error signal instead of the input signal results in a reduced number of multiplications (normalization) by a factor equal to the spreading factor. Preferably, integrated into the normalization circuit there is a limiter (not shown) that limits the multiplication factor from 0.1 to 10 or −20 dB to 20 dB. This limiter is used to prevent noise amplification.
- The flow diagram of the delay-lock code tracking loop in accordance with the preferred embodiment of the present invention is illustrated in
FIG. 3 . An input signal in received by the DLL circuit 10 (step 301). Theinterpolator 11 of theDLL circuit 10 produces the late, early and punctual outputs (step 302). The late and early outputs are correlated with the code generator 16 (step 303 a), and the difference between the correlated signals is determined, producing an error signal e(t) (step 304 a). Simultaneous to the late and early outputs, the punctual output is correlated with the code generator (step 303 b) and subtracted from a predetermined reference power level to produce a power level difference signal (step 304 b). The power level difference signal is then filtered to produce a power level error signal Pe (step 305 b). The error signal corresponding to the late and early outputs, is normalized against the power level error signal Pe from the APN loop 20 (step 306). The normalized error signal is then processed to produce a delay estimate (step 307) which is forwarded back to the input of the DLL tracking loop 10 (step 308). - While the present invention has been described in terms of the preferred embodiment, other variations which are within the scope of the invention as outlined in the claims below will be apparent to those skilled in the art.
Claims (10)
1. A base station comprising:
a receiver for receiving a communication signal; and
a delay locked code tracking loop (DCTL) configured to estimate and track a channel delay of the received communication signal, the DCTL comprising:
a reference code generator configured to generate a reference code signal;
an interpolator configured to generate a base version of the received communication signal and a plurality of time offset versions thereof;
a timed signal correlator configured to correlate each of the time offset signal versions with the code reference signal and combining the correlations for generating an error signal;
an automatic power normalization loop (APN) configured to generate a power error signal based on the base signal version and the reference code signal; and
a normalization circuit configured to normalize the error signal using the power error signal to generate a normalized error signal used for controlling the generation of the base signal version by the interpolator.
2. The base station of claim 1 wherein the APN includes:
an APN correlator configured to correlate the base signal version and the reference code signal to generate a correlated signal;
an adder configured to subtract the correlated signal from a power reference signal, producing a power difference signal; and
a filter, responsive to the adder, configured to filter the power difference to generate the power error signal.
3. The base station of claim 2 wherein the DCTL further comprises:
a loop filter, coupled to the normalization circuit, configured to filter the normalized error signal;
an accumulator, responsive to the loop filter, configured to change the error signal;
a gain circuit, coupled to the accumulator, configured to change the sign in the error signal to correct a timing delay/advance of the received communication signal to the reference code signal; and
a quantizer configured to generate a discrete value of the delay/advance for controlling the generating of the base signal version by the interpolator.
4. The base station of claim 2 wherein the time offset versions are an early version and a later version of the base version.
5. The base station of claim 4 wherein the early version is a half chip early and the late version is a half chip late of the base version.
6. A method for estimating and tracking a channel delay of a received communication comprising:
generating a reference code signal;
interpolating the received communication signal to generate a base version of the communication signal and a plurality of time offset versions thereof;
correlating each of the time offset signal version with the code reference signal and combining the correlations to generate an error signal;
generating a power error signal based on the base signal version and the reference code signal; and
normalizing the error signal using the power error signal to generate a normalized error signal used for controlling the generation of the base signal version.
7. The method of claim 6 wherein generating a power error signal includes:
correlating the base signal version and the reference code signal to generate a correlated signal;
subtracting the correlated signal from a power reference signal, producing a power difference signal; and
filtering the power difference to generate the power error signal.
8. The method of claim 7 further comprising:
filtering the normalized error signal;
accumulating the error signal;
changing the sign in the error signal to correct a timing delay/advance of the received communication to the reference code signal; and
generating a discrete value of the delay/advance for controlling the generation of the base signal version.
9. The method of claim 6 wherein the time offset versions are an early version and a late version of the base version.
10. The method of claim 9 wherein the early version is a half chip early and the late version is a half chip late of the base version.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/435,105 US20090213911A1 (en) | 2001-10-01 | 2009-05-04 | Code tracking loop with automatic power normalization |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US32630801P | 2001-10-01 | 2001-10-01 | |
US10/034,867 US6456648B1 (en) | 2001-10-01 | 2001-12-27 | Code tracking loop with automatic power normalization |
US10/252,640 US6633603B2 (en) | 2001-10-01 | 2002-09-23 | Code tracking loop with automatic power normalization |
US10/686,057 US7010020B2 (en) | 2001-10-01 | 2003-10-14 | Code tracking loop with automatic power normalization |
US11/338,226 US7529292B2 (en) | 2001-10-01 | 2006-01-24 | Code tracking loop with automatic power normalization |
US12/435,105 US20090213911A1 (en) | 2001-10-01 | 2009-05-04 | Code tracking loop with automatic power normalization |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/338,226 Continuation US7529292B2 (en) | 2001-10-01 | 2006-01-24 | Code tracking loop with automatic power normalization |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090213911A1 true US20090213911A1 (en) | 2009-08-27 |
Family
ID=26711478
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/034,867 Expired - Lifetime US6456648B1 (en) | 2001-10-01 | 2001-12-27 | Code tracking loop with automatic power normalization |
US10/252,640 Expired - Fee Related US6633603B2 (en) | 2001-10-01 | 2002-09-23 | Code tracking loop with automatic power normalization |
US10/686,057 Expired - Fee Related US7010020B2 (en) | 2001-10-01 | 2003-10-14 | Code tracking loop with automatic power normalization |
US11/338,226 Expired - Fee Related US7529292B2 (en) | 2001-10-01 | 2006-01-24 | Code tracking loop with automatic power normalization |
US12/435,105 Abandoned US20090213911A1 (en) | 2001-10-01 | 2009-05-04 | Code tracking loop with automatic power normalization |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/034,867 Expired - Lifetime US6456648B1 (en) | 2001-10-01 | 2001-12-27 | Code tracking loop with automatic power normalization |
US10/252,640 Expired - Fee Related US6633603B2 (en) | 2001-10-01 | 2002-09-23 | Code tracking loop with automatic power normalization |
US10/686,057 Expired - Fee Related US7010020B2 (en) | 2001-10-01 | 2003-10-14 | Code tracking loop with automatic power normalization |
US11/338,226 Expired - Fee Related US7529292B2 (en) | 2001-10-01 | 2006-01-24 | Code tracking loop with automatic power normalization |
Country Status (13)
Country | Link |
---|---|
US (5) | US6456648B1 (en) |
EP (2) | EP1433266B1 (en) |
JP (2) | JP4035108B2 (en) |
CN (1) | CN1561582B (en) |
AT (2) | ATE423409T1 (en) |
CA (1) | CA2462504A1 (en) |
DE (2) | DE60231260D1 (en) |
DK (1) | DK1433266T3 (en) |
ES (1) | ES2250650T3 (en) |
MX (1) | MXPA04003019A (en) |
NO (1) | NO20041632L (en) |
TW (5) | TWI306700B (en) |
WO (1) | WO2003030389A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100215084A1 (en) * | 2002-04-29 | 2010-08-26 | Interdigital Technology Corporation | Simple and robust digital code tracking loop for wireless communication systems |
US20140140458A1 (en) * | 2010-04-16 | 2014-05-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Digital Second-Order CDR Circuits |
CN111431557A (en) * | 2020-06-12 | 2020-07-17 | 长沙北斗产业安全技术研究院有限公司 | Signal tracking method and signal tracking system suitable for multi-mode modulation system |
Families Citing this family (70)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6115420A (en) * | 1997-03-14 | 2000-09-05 | Microsoft Corporation | Digital video signal encoder and encoding method |
AU9213398A (en) * | 1997-12-12 | 1999-07-05 | Thomson Consumer Electronics, Inc | Tdma wireless telephone system with independently tracked demodulation parameters |
EP1117185A1 (en) | 2000-01-14 | 2001-07-18 | Lucent Technologies Inc. | Method and rake receiver for code-tracking in CDMA communication systems |
EP1117186A1 (en) * | 2000-01-14 | 2001-07-18 | Lucent Technologies Inc. | Adaptive code-tracking RAKE receiver for direct-sequence code-division multiple access (cdma) communications |
EP1130792A1 (en) * | 2000-03-03 | 2001-09-05 | Lucent Technologies Inc. | A method and rake receiver for phasor estimation in communication systems |
KR100373338B1 (en) * | 2000-06-24 | 2003-02-25 | 주식회사 팬택앤큐리텔 | Apparatus for tracking CDMA code timing |
GB0028392D0 (en) * | 2000-11-22 | 2001-01-03 | Koninkl Philips Electronics Nv | A rake receiver |
US6537941B2 (en) * | 2001-01-04 | 2003-03-25 | Exxonmobil Chemical Patents, Inc. | Rejuvenating SAPO molecular sieve by freeze drying |
US7010073B2 (en) * | 2001-01-19 | 2006-03-07 | Qualcomm, Incorporated | Delay lock loops for wireless communication systems |
US6448547B1 (en) * | 2001-01-24 | 2002-09-10 | Applied Optoelectronics, Inc. | Method for determining photodiode performance parameters |
US6456648B1 (en) | 2001-10-01 | 2002-09-24 | Interdigital Technology Corporation | Code tracking loop with automatic power normalization |
US6775341B2 (en) * | 2001-11-30 | 2004-08-10 | Motorola, Inc. | Time recovery circuit and method for synchronizing timing of a signal in a receiver to timing of the signal in a transmitter |
US7006557B2 (en) * | 2002-01-31 | 2006-02-28 | Qualcomm Incorporated | Time tracking loop for diversity pilots |
DE10219360B4 (en) * | 2002-04-30 | 2006-11-09 | Advanced Micro Devices, Inc., Sunnyvale | Power normalization in WLAN receivers |
EP1376886A1 (en) * | 2002-06-17 | 2004-01-02 | Agilent Technologies, Inc. - a Delaware corporation - | Rake receiver delay line design |
DE10251322B4 (en) * | 2002-11-04 | 2006-10-26 | Advanced Micro Devices, Inc., Sunnyvale | Early-late correlation to timing error correction in data communication receivers |
ATE426952T1 (en) * | 2002-11-15 | 2009-04-15 | Telecom Italia Spa | EARLY-LATE SYNCHRONIZING DEVICE WITH REDUCED TIME JITTER |
JP4030895B2 (en) * | 2003-02-26 | 2008-01-09 | 株式会社リコー | Electrophotographic photosensitive member, image forming method, image forming apparatus, and process cartridge for image forming apparatus |
KR100547786B1 (en) * | 2003-08-09 | 2006-01-31 | 삼성전자주식회사 | Timing error detection method and apparatus in mobile communication system |
US7006840B2 (en) * | 2003-09-30 | 2006-02-28 | Interdigital Technology Corporation | Efficient frame tracking in mobile receivers |
WO2005086370A1 (en) * | 2004-02-25 | 2005-09-15 | Thomson Licensing S.A. | Method and apparatus for code tracking in code division multipe access (cdma) systems |
US8107512B2 (en) * | 2004-03-08 | 2012-01-31 | Thomson Licensing | Method and apparatus for robust automatic frequency control in CDMA systems with constant pilot signals |
KR100823129B1 (en) * | 2004-08-18 | 2008-04-21 | 삼성전자주식회사 | Apparatus and method for tracking for closely spaced multipath fading channel |
US7496138B2 (en) * | 2004-11-08 | 2009-02-24 | Interdigital Technology Corporation | Method and apparatus for estimating the step-size of an adaptive equalizer |
US7369632B2 (en) * | 2005-01-28 | 2008-05-06 | Nokia Corporation | Diversity-mode delay lock loop circuit and associated method for a radio receiver |
US20060262758A1 (en) * | 2005-05-17 | 2006-11-23 | Sumeet Sandhu | Distributed communications for wireless networks |
JP5046953B2 (en) * | 2005-10-25 | 2012-10-10 | 日本電気株式会社 | Mobile phone, codec circuit used in the mobile phone, and method for automatically adjusting received sound volume |
US7742518B2 (en) * | 2005-11-28 | 2010-06-22 | Honeywell International Inc. | Discriminator function for GPS code alignment |
US8275082B2 (en) * | 2006-12-01 | 2012-09-25 | Broadcom Corporation | Method and system for delay locked loop for rake receiver |
US7738548B2 (en) | 2007-01-08 | 2010-06-15 | Harris Corporation | System and method for communicating at low signal-to-noise ratio using injected training symbols |
US8312551B2 (en) * | 2007-02-15 | 2012-11-13 | Harris Corporation | Low level sequence as an anti-tamper Mechanism |
US7937427B2 (en) * | 2007-04-19 | 2011-05-03 | Harris Corporation | Digital generation of a chaotic numerical sequence |
US7921145B2 (en) * | 2007-05-22 | 2011-04-05 | Harris Corporation | Extending a repetition period of a random sequence |
US8611530B2 (en) * | 2007-05-22 | 2013-12-17 | Harris Corporation | Encryption via induced unweighted errors |
US7995757B2 (en) * | 2007-05-31 | 2011-08-09 | Harris Corporation | Closed galois field combination |
CN101083484B (en) * | 2007-06-06 | 2010-10-13 | 曼沙尔有限公司 | Multi-path tracking apparatus and method for CDMA communication system |
US7970809B2 (en) * | 2007-06-07 | 2011-06-28 | Harris Corporation | Mixed radix conversion with a priori defined statistical artifacts |
US7962540B2 (en) * | 2007-06-07 | 2011-06-14 | Harris Corporation | Mixed radix number generator with chosen statistical artifacts |
US7974413B2 (en) * | 2007-06-07 | 2011-07-05 | Harris Corporation | Spread spectrum communications system and method utilizing chaotic sequence |
US7835099B2 (en) | 2007-06-29 | 2010-11-16 | Seagate Technology Llc | Method and system for error checking in a bit-patterned media |
US8005221B2 (en) * | 2007-08-01 | 2011-08-23 | Harris Corporation | Chaotic spread spectrum communications system receiver |
US7995749B2 (en) * | 2007-10-30 | 2011-08-09 | Harris Corporation | Cryptographic system configured for extending a repetition period of a random sequence |
US8180055B2 (en) * | 2008-02-05 | 2012-05-15 | Harris Corporation | Cryptographic system incorporating a digitally generated chaotic numerical sequence |
US8363830B2 (en) * | 2008-02-07 | 2013-01-29 | Harris Corporation | Cryptographic system configured to perform a mixed radix conversion with a priori defined statistical artifacts |
US8040937B2 (en) * | 2008-03-26 | 2011-10-18 | Harris Corporation | Selective noise cancellation of a spread spectrum signal |
US8139764B2 (en) * | 2008-05-06 | 2012-03-20 | Harris Corporation | Closed galois field cryptographic system |
US8320557B2 (en) | 2008-05-08 | 2012-11-27 | Harris Corporation | Cryptographic system including a mixed radix number generator with chosen statistical artifacts |
US8145692B2 (en) * | 2008-05-29 | 2012-03-27 | Harris Corporation | Digital generation of an accelerated or decelerated chaotic numerical sequence |
US8064552B2 (en) * | 2008-06-02 | 2011-11-22 | Harris Corporation | Adaptive correlation |
US8068571B2 (en) * | 2008-06-12 | 2011-11-29 | Harris Corporation | Featureless coherent chaotic amplitude modulation |
US8325702B2 (en) * | 2008-08-29 | 2012-12-04 | Harris Corporation | Multi-tier ad-hoc network in which at least two types of non-interfering waveforms are communicated during a timeslot |
US8165065B2 (en) | 2008-10-09 | 2012-04-24 | Harris Corporation | Ad-hoc network acquisition using chaotic sequence spread waveform |
US8351484B2 (en) * | 2008-12-29 | 2013-01-08 | Harris Corporation | Communications system employing chaotic spreading codes with static offsets |
US8406276B2 (en) * | 2008-12-29 | 2013-03-26 | Harris Corporation | Communications system employing orthogonal chaotic spreading codes |
US8457077B2 (en) * | 2009-03-03 | 2013-06-04 | Harris Corporation | Communications system employing orthogonal chaotic spreading codes |
US8428102B2 (en) * | 2009-06-08 | 2013-04-23 | Harris Corporation | Continuous time chaos dithering |
US8509284B2 (en) * | 2009-06-08 | 2013-08-13 | Harris Corporation | Symbol duration dithering for secured chaotic communications |
US8428103B2 (en) * | 2009-06-10 | 2013-04-23 | Harris Corporation | Discrete time chaos dithering |
US8385385B2 (en) * | 2009-07-01 | 2013-02-26 | Harris Corporation | Permission-based secure multiple access communication systems |
US8428104B2 (en) * | 2009-07-01 | 2013-04-23 | Harris Corporation | Permission-based multiple access communications systems |
US8340295B2 (en) * | 2009-07-01 | 2012-12-25 | Harris Corporation | High-speed cryptographic system using chaotic sequences |
US8363700B2 (en) * | 2009-07-01 | 2013-01-29 | Harris Corporation | Rake receiver for spread spectrum chaotic communications systems |
US8406352B2 (en) * | 2009-07-01 | 2013-03-26 | Harris Corporation | Symbol estimation for chaotic spread spectrum signal |
US8369376B2 (en) * | 2009-07-01 | 2013-02-05 | Harris Corporation | Bit error rate reduction in chaotic communications |
US8379689B2 (en) * | 2009-07-01 | 2013-02-19 | Harris Corporation | Anti-jam communications having selectively variable peak-to-average power ratio including a chaotic constant amplitude zero autocorrelation waveform |
US8369377B2 (en) * | 2009-07-22 | 2013-02-05 | Harris Corporation | Adaptive link communications using adaptive chaotic spread waveform |
US8848909B2 (en) * | 2009-07-22 | 2014-09-30 | Harris Corporation | Permission-based TDMA chaotic communication systems |
US8345725B2 (en) | 2010-03-11 | 2013-01-01 | Harris Corporation | Hidden Markov Model detection for spread spectrum waveforms |
CA2949026C (en) * | 2014-05-15 | 2018-08-21 | Mitsubishi Electric Corporation | Demodulation apparatus |
US9793946B2 (en) * | 2014-11-27 | 2017-10-17 | Lg Electronics Inc. | Rake receiver and receiving method thereof |
Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5029181A (en) * | 1989-07-17 | 1991-07-02 | Kyocera Corporation | Automatic calibration device for direct spectrum spread receiver |
US5293170A (en) * | 1991-04-10 | 1994-03-08 | Ashtech Inc. | Global positioning system receiver digital processing technique |
US5579345A (en) * | 1994-10-13 | 1996-11-26 | Westinghouse Electric Corporation | Carrier tracking loop for QPSK demodulator |
US5590160A (en) * | 1992-12-30 | 1996-12-31 | Nokia Mobile Phones Ltd. | Symbol and frame synchronization in both a TDMA system and a CDMA |
US5654980A (en) * | 1994-07-07 | 1997-08-05 | Nokia Mobile Phones Ltd. | Method for controlling a receiver, and a receiver |
US5659573A (en) * | 1994-10-04 | 1997-08-19 | Motorola, Inc. | Method and apparatus for coherent reception in a spread-spectrum receiver |
US5737362A (en) * | 1995-12-18 | 1998-04-07 | Electronics And Telecommunications Research Institute | Delay-locked loop code tracking system for receiver of a code spread communication system |
US5768323A (en) * | 1994-10-13 | 1998-06-16 | Westinghouse Electric Corporation | Symbol synchronizer using modified early/punctual/late gate technique |
US5799010A (en) * | 1995-06-30 | 1998-08-25 | Interdigital Technology Corporation | Code division multiple access (CDMA) communication system |
US5809064A (en) * | 1990-11-28 | 1998-09-15 | Novatel, Inc. | Pseudorandom noise ranging receiver which compensates for multipath distortion by dynamically adjusting the time delay spacing between early and late correlators |
US5832023A (en) * | 1994-08-16 | 1998-11-03 | Nokia Mobile Phones Ltd. | Spread spectrum receiver using absolute-value determination for code tracking |
US6201828B1 (en) * | 1998-11-12 | 2001-03-13 | Nortel Networks Limited | Fine estimation of multipath delays in spread-spectrum signals |
US6205167B1 (en) * | 1997-12-23 | 2001-03-20 | Philips Electronics North America Corporation | Apparatus and method for code tracking in an IS-95 spread spectrum communications system |
US6370397B1 (en) * | 1998-05-01 | 2002-04-09 | Telefonaktiebolaget Lm Ericsson (Publ) | Search window delay tracking in code division multiple access communication systems |
US20020057729A1 (en) * | 1997-12-23 | 2002-05-16 | Kamgar Farbod | Apparatus and method for locking onto a psuedo-noise code in an is- 95 spread spectrum communications system |
US6456648B1 (en) * | 2001-10-01 | 2002-09-24 | Interdigital Technology Corporation | Code tracking loop with automatic power normalization |
US6483867B1 (en) * | 1999-11-22 | 2002-11-19 | Nokia Mobile Phones Ltd. | Tracking loop realization with adaptive filters |
US6614834B1 (en) * | 1998-09-08 | 2003-09-02 | The Board Of Trustees Of The Leland Stanford Junior University | Communication arrangement and method with fast tracking receiver for spread spectrum signals |
US6633255B2 (en) * | 1995-10-09 | 2003-10-14 | Qualcomm Inc. | Method for open loop tracking GPS signals |
US6643344B2 (en) * | 1998-08-27 | 2003-11-04 | Infineon Technologies Ag | Tracking method and configuration for carrying out the method |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2349555A (en) * | 1999-04-29 | 2000-11-01 | Roke Manor Research | Delay lock loops |
JP3694201B2 (en) | 1999-11-09 | 2005-09-14 | 三菱電機株式会社 | Demodulator for spread spectrum communication |
KR100373338B1 (en) | 2000-06-24 | 2003-02-25 | 주식회사 팬택앤큐리텔 | Apparatus for tracking CDMA code timing |
JP2002290279A (en) | 2001-03-28 | 2002-10-04 | Toshiba Corp | Synchronism tracking device and wireless communication terminal |
-
2001
- 2001-12-27 US US10/034,867 patent/US6456648B1/en not_active Expired - Lifetime
-
2002
- 2002-04-15 WO PCT/US2002/011504 patent/WO2003030389A1/en active IP Right Grant
- 2002-04-15 AT AT05025778T patent/ATE423409T1/en not_active IP Right Cessation
- 2002-04-15 DK DK02731342T patent/DK1433266T3/en active
- 2002-04-15 MX MXPA04003019A patent/MXPA04003019A/en active IP Right Grant
- 2002-04-15 DE DE60231260T patent/DE60231260D1/en not_active Expired - Lifetime
- 2002-04-15 DE DE60207747T patent/DE60207747T2/en not_active Expired - Lifetime
- 2002-04-15 JP JP2003533462A patent/JP4035108B2/en not_active Expired - Fee Related
- 2002-04-15 ES ES02731342T patent/ES2250650T3/en not_active Expired - Lifetime
- 2002-04-15 CN CN02819382.2A patent/CN1561582B/en not_active Expired - Fee Related
- 2002-04-15 CA CA002462504A patent/CA2462504A1/en not_active Abandoned
- 2002-04-15 EP EP02731342A patent/EP1433266B1/en not_active Expired - Lifetime
- 2002-04-15 EP EP09002214A patent/EP2056485A1/en not_active Withdrawn
- 2002-04-15 AT AT02731342T patent/ATE311698T1/en not_active IP Right Cessation
- 2002-04-25 TW TW094134743A patent/TWI306700B/en not_active IP Right Cessation
- 2002-04-25 TW TW092127573A patent/TWI279094B/en not_active IP Right Cessation
- 2002-04-25 TW TW096107299A patent/TW200805909A/en unknown
- 2002-04-25 TW TW091108597A patent/TWI247549B/en not_active IP Right Cessation
- 2002-04-25 TW TW098102138A patent/TWI381660B/en not_active IP Right Cessation
- 2002-09-23 US US10/252,640 patent/US6633603B2/en not_active Expired - Fee Related
-
2003
- 2003-10-14 US US10/686,057 patent/US7010020B2/en not_active Expired - Fee Related
-
2004
- 2004-04-21 NO NO20041632A patent/NO20041632L/en not_active Application Discontinuation
-
2006
- 2006-01-24 US US11/338,226 patent/US7529292B2/en not_active Expired - Fee Related
-
2007
- 2007-02-13 JP JP2007032693A patent/JP4227178B2/en not_active Expired - Fee Related
-
2009
- 2009-05-04 US US12/435,105 patent/US20090213911A1/en not_active Abandoned
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5029181A (en) * | 1989-07-17 | 1991-07-02 | Kyocera Corporation | Automatic calibration device for direct spectrum spread receiver |
US5809064A (en) * | 1990-11-28 | 1998-09-15 | Novatel, Inc. | Pseudorandom noise ranging receiver which compensates for multipath distortion by dynamically adjusting the time delay spacing between early and late correlators |
US5293170A (en) * | 1991-04-10 | 1994-03-08 | Ashtech Inc. | Global positioning system receiver digital processing technique |
US5590160A (en) * | 1992-12-30 | 1996-12-31 | Nokia Mobile Phones Ltd. | Symbol and frame synchronization in both a TDMA system and a CDMA |
US5654980A (en) * | 1994-07-07 | 1997-08-05 | Nokia Mobile Phones Ltd. | Method for controlling a receiver, and a receiver |
US5832023A (en) * | 1994-08-16 | 1998-11-03 | Nokia Mobile Phones Ltd. | Spread spectrum receiver using absolute-value determination for code tracking |
US5659573A (en) * | 1994-10-04 | 1997-08-19 | Motorola, Inc. | Method and apparatus for coherent reception in a spread-spectrum receiver |
US5579345A (en) * | 1994-10-13 | 1996-11-26 | Westinghouse Electric Corporation | Carrier tracking loop for QPSK demodulator |
US5768323A (en) * | 1994-10-13 | 1998-06-16 | Westinghouse Electric Corporation | Symbol synchronizer using modified early/punctual/late gate technique |
US5799010A (en) * | 1995-06-30 | 1998-08-25 | Interdigital Technology Corporation | Code division multiple access (CDMA) communication system |
US6633255B2 (en) * | 1995-10-09 | 2003-10-14 | Qualcomm Inc. | Method for open loop tracking GPS signals |
US5737362A (en) * | 1995-12-18 | 1998-04-07 | Electronics And Telecommunications Research Institute | Delay-locked loop code tracking system for receiver of a code spread communication system |
US6205167B1 (en) * | 1997-12-23 | 2001-03-20 | Philips Electronics North America Corporation | Apparatus and method for code tracking in an IS-95 spread spectrum communications system |
US20020057729A1 (en) * | 1997-12-23 | 2002-05-16 | Kamgar Farbod | Apparatus and method for locking onto a psuedo-noise code in an is- 95 spread spectrum communications system |
US6370397B1 (en) * | 1998-05-01 | 2002-04-09 | Telefonaktiebolaget Lm Ericsson (Publ) | Search window delay tracking in code division multiple access communication systems |
US6643344B2 (en) * | 1998-08-27 | 2003-11-04 | Infineon Technologies Ag | Tracking method and configuration for carrying out the method |
US6614834B1 (en) * | 1998-09-08 | 2003-09-02 | The Board Of Trustees Of The Leland Stanford Junior University | Communication arrangement and method with fast tracking receiver for spread spectrum signals |
US6201828B1 (en) * | 1998-11-12 | 2001-03-13 | Nortel Networks Limited | Fine estimation of multipath delays in spread-spectrum signals |
US6483867B1 (en) * | 1999-11-22 | 2002-11-19 | Nokia Mobile Phones Ltd. | Tracking loop realization with adaptive filters |
US6633603B2 (en) * | 2001-10-01 | 2003-10-14 | Interdigital Technology Corporation | Code tracking loop with automatic power normalization |
US6456648B1 (en) * | 2001-10-01 | 2002-09-24 | Interdigital Technology Corporation | Code tracking loop with automatic power normalization |
US7010020B2 (en) * | 2001-10-01 | 2006-03-07 | Interdigital Technology Corp | Code tracking loop with automatic power normalization |
US7529292B2 (en) * | 2001-10-01 | 2009-05-05 | Interdigital Technology Corporation | Code tracking loop with automatic power normalization |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100215084A1 (en) * | 2002-04-29 | 2010-08-26 | Interdigital Technology Corporation | Simple and robust digital code tracking loop for wireless communication systems |
US8379694B2 (en) * | 2002-04-29 | 2013-02-19 | Interdigital Technology Corporation | Simple and robust digital code tracking loop for wireless communication systems |
US9525455B2 (en) | 2002-04-29 | 2016-12-20 | Interdigital Technology Corporation | Simple and robust digital code tracking loop for wireless communication systems |
US20140140458A1 (en) * | 2010-04-16 | 2014-05-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Digital Second-Order CDR Circuits |
US8995597B2 (en) * | 2010-04-16 | 2015-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Digital second-order CDR circuits |
CN111431557A (en) * | 2020-06-12 | 2020-07-17 | 长沙北斗产业安全技术研究院有限公司 | Signal tracking method and signal tracking system suitable for multi-mode modulation system |
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7529292B2 (en) | Code tracking loop with automatic power normalization | |
US9525455B2 (en) | Simple and robust digital code tracking loop for wireless communication systems | |
US6744809B2 (en) | Efficient multipath centroid tracking circuit for a code division multiple access (CDMA) system | |
US7072428B2 (en) | Method and apparatus for synchronization | |
US20080075148A1 (en) | Maximum energy delay locked loop for cluster path processing in a wireless device | |
EP1638216B1 (en) | Code tracking loop with automatic power normalization | |
US6775341B2 (en) | Time recovery circuit and method for synchronizing timing of a signal in a receiver to timing of the signal in a transmitter | |
US20060274819A1 (en) | Truncation and level adjustment of rake output symbols | |
EP1443668A1 (en) | Truncation and level adjustment of RAKE output symbols | |
JP2001251218A (en) | Synchronization hold circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |