US20090220038A1 - Systems and methods for multiplexing multiphase clocks - Google Patents
Systems and methods for multiplexing multiphase clocks Download PDFInfo
- Publication number
- US20090220038A1 US20090220038A1 US12/039,009 US3900908A US2009220038A1 US 20090220038 A1 US20090220038 A1 US 20090220038A1 US 3900908 A US3900908 A US 3900908A US 2009220038 A1 US2009220038 A1 US 2009220038A1
- Authority
- US
- United States
- Prior art keywords
- clock
- phase
- multiphase
- output
- phase clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/131—Digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
- H03K2005/00026—Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter
- H03K2005/00052—Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter by mixing the outputs of fixed delayed signals with each other or with the input signal
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
Abstract
Description
- The present invention is related to systems and methods for clocking a semiconductor device, and more particularly to systems and methods involving a multiphase clock.
- Various semiconductor devices utilize a synchronous clock multiplexer circuit that allows for switching two synchronous clocks without incurring a glitch. A glitch is a high frequency pulse that may be recognized as a clock by some devices and not by others and often results in a circuit malfunction. A typical synchronous clock multiplexer utilizes one or more select signals to cause a switch between different input clocks.
- Turning to
FIG. 1 , a prior artclock generation circuit 100 is depicted.Clock generation circuit 100 provides an ability to switch between two different clock inputs (i.e.,clock 151 and clock 153) through use of a select line (i.e., select 101 and select_not 103) without incurring a glitch. An inverted version ofclock 151 drives the clock inputs ofdata latch 113 anddata latch 117, andclock 151 drives one input of aNAND gate 121. An inverted version ofclock 153 drives the clock inputs ofdata latch 115 anddata latch 119, andclock 153 drives one input of aNAND gate 123. Select 101 drives one input of anAND gate 107, and the output ofdata latch 117 is inverted and drives the other input ofAND gate 107. Select_not 103 drives one input of anAND gate 105, and the output ofdata latch 119 is inverted and drives the other input ofAND gate 107. The output ofdata latch 117 drives an input ofNAND gate 121, and the output ofdata latch 119 drives an input ofNAND gate 123. The output ofNAND gate 121 and the output ofNAND gate 123 drive the inputs of aNAND gate 125. NANDgate 125 drives aclock output signal 160. - In operation,
clock 151 is selected to driveclock output signal 160 whenever select_not 103 is asserted high, andclock 153 is selected to driveclock output signal 160 whenever select 101 is asserted high. By feeding the output ofdata latch 117 back to gate select 101 and the output ofdata latch 119 back to gate select_not 101, any glitches onclock output signal 160 are avoided. In summary, for a selected clock to be multiplexed three steps occur sequentially: (1) select 101 and select_not 103 changes state indicating a clock multiplexing, (2) the change in select 101 and select_not 103 is clocked throughrespective data latches - In some cases, the architecture described in
FIG. 1 is extended to multiplex multiple clock phases. However, while such an extension is possible, switching between multiphase clock inputs can result in a different number of clocks being produced in one phase than in another. Where, where the multiphase clocks are used to drive differential clock inputs, the different numbers of clocks results in situation where only one side of a differential input is provided. In some cases, a different number of clocks occurring in one phase and not another may result in a circuit malfunction. In some cases, such circuit malfunctions cause irrecoverable losses of data. As one example, such a circuit may produce a misalignment in data pipes for a given design when a switch between clocks occurs. To avoid such a malfunction, the relevant pipes must be emptied and refilled. Such a process is time consuming and undesirable. - Hence, for at least the aforementioned reasons, there exists a need in the art for advanced systems and methods for circuit clocking.
- The present invention is related to systems and methods for clocking a semiconductor device, and more particularly to systems and methods involving a multiphase clock.
- Various embodiments of the present invention provide multiphase synchronous clock multiplexer circuits. Such circuits include a first multiphase clock and a second multiphase clock. The first multiphase clock includes at least a first phase clock, a second phase clock, a third phase clock and a fourth phase clock; and the second multiphase clock includes at least a fifth phase clock, a sixth phase clock, a seventh phase clock and an eighth phase clock. The circuits also include a select signal synchronizing circuit that receives a select input and synchronizes the select input to either the fourth phase clock or the eighth phase clock to generate a first select output depending upon an assertion level of the first select output. In addition, the select signal synchronizing circuit receives a second select output and synchronizes the second select output to the fifth phase clock to generate a fourth select output; and receives a third select output and synchronizes the third select output to the first phase clock to generate a fifth select output. The circuit also includes a first multiplexing block and a second multiplexing block. The first multiplexing block receives the first phase clock, the second phase clock, the fifth phase clock and the sixth phase clock; and provides a first multiphase output including a combination of the first phase clock and the second phase clock or a combination of the fifth phase clock and the sixth phase clock depending upon a combination of the first select output, the fourth select output and the fifth select output. The second multiplexing block receives the third phase clock, the fourth phase clock, the seventh phase clock and the eighth phase clock; and provides a second multiphase output including a combination of the third phase clock and the fourth phase clock or a combination of the seventh phase clock and the eighth phase clock depending upon a combination of the first select output, the fourth select output and the fifth select output. Further, the second multiplexing block generates the second select output and the third select output based at least in part on the first select output.
- In one particular instance of the aforementioned embodiments, the first multiplexing block logically combines the first select output with the fifth select output to generate a first combined select output; and synchronizes the first combined select output with the second phase clock to generate a first clock enable. Further, the first multiplexing block logically combines the first select output with the fourth select output to generate a second combined select output; and synchronizes the second combined select output with the sixth phase clock to generate a second clock enable. In such cases, the combination of the first clock enable and the second clock enable governs selection of the combination of the first phase clock and the second phase clock or the combination of the fifth phase clock and the sixth phase clock to drive the first multiphase output.
- In various instance of the aforementioned embodiments, the second multiplexing block logically combines the first select output with the fifth select output to generate a first combined select output; and synchronizes the first combined select output with the second phase clock to generate a first clock enable. Further, the second multiplexing block logically combines the first select output with the fourth select output to generate a second combined select output; and synchronizes the second combined select output with the sixth phase clock to generate a second clock enable. In such cases, the combination of the first clock enable and the second clock enable governs selection of the combination of the third phase clock and the fourth phase clock or the combination of the seventh phase clock and the eighth phase clock to drive the second multiphase output. Further, the second select output is a derivative of the first clock enable, and the third select output is a derivative of the second clock enable.
- In one or more instances of the aforementioned embodiments, the first phase clock is a complement of the second phase clock, the third phase clock is a complement of the fourth phase clock, the fifth phase clock is a complement of the sixth phase clock, and the seventh phase clock is a complement of the eighth phase clock. In some instances of the aforementioned embodiments, upon a transition of the select signal from one assertion state to another assertion state, the following sequence of events occurs: (1) the first multiphase output de-asserts corresponding to a sequential de-assertion of the first phase clock and the second phase clock, (2) the second multiphase output de-asserts corresponding to a sequential de-assertion of the third phase clock and the fourth phase clock, (3) the first multiphase output asserts corresponding to a sequential assertion of the fifth phase clock and the sixth phase clock, and (4) the second multiphase output asserts corresponding to a sequential assertion of the seventh phase clock and the eighth phase clock.
- In various instances of the aforementioned embodiments, the circuit further includes a first clock generator and a second clock generator. The first clock generator receives a first input clock operating at a first frequency and provides the first multiphase clock operating at the first frequency, and the second clock generator receives a second input clock operating at a second frequency and provides the second multiphase clock operating at the second frequency. In one particular case, the first clock generator generates a first set of eight phase clocks based on the first input clock and the second clock generator generates a second set of eight phase clocks based on the second input clock. The first set of eight phase clocks combine to form the first multiphase clock, and the second set of eight phase clocks combine to form the second multiphase clock. In such cases, the circuit is operable to sequentially and synchronously switch between the first multiphase clock and the second multiphase clock such that the same number of clock pulses are maintained at a combined multiphase output between the first set of eight phase clocks when selected to drive the multiphase output and between the second set of eight phase clocks when selected to drive the multiphase output.
- Other embodiments of the present invention provide systems for switching between multiphase clocks. Such systems include a multiphase clock multiplexer. The multiphase clock multiplexer receives a first multiphase clock and a second multiphase clock. The first multiphase clock includes at least a first phase clock and a second phase clock, and the second multiphase clock includes at least a third phase clock and a fourth phase clock. The multiphase clock multiplexer receives a select signal, and is operable to output a first output corresponding to the first phase clock when the select signal is at a first assertion and corresponding to the third phase clock when the select signal is at a second assertion, and to output a second output corresponding to the second phase clock when the select signal is at the first assertion and corresponding to the fourth phase clock when the select signal is at the second assertion.
- In some instances of the aforementioned embodiments, the first phase clock is a complement of the second phase clock, and the third phase clock is a complement of the fourth phase clock. In various instances of the aforementioned embodiments, upon a transition of the select signal from the first assertion to the second assertion, the following sequence of events occurs: (1) the first output de-asserts corresponding to a de-assertion of the first phase clock, (2) the second output de-asserts corresponding to a de-assertion of the second phase clock, (3) the first output asserts corresponding to an assertion of the third phase clock, and (4) the second output asserts corresponding to an assertion of the fourth phase clock. In some such cases, the first phase clock is not a complement of the second phase clock, and the third phase clock is not a complement of the fourth phase clock.
- In one or more instances of the aforementioned embodiments, the systems further include a first clock generator and a second clock generator. The first clock generator receives a first input clock operating at a first frequency and provides the first multiphase clock operating at the first frequency, and the second clock generator receives a second input clock operating at a second frequency and provides the second multiphase clock operating at the second frequency. In particular cases, the first input clock is asynchronous to the second input clock.
- In various instances of the aforementioned embodiments, the first multiphase clock includes a first set of eight different phase clocks, and the second multiphase clock includes a second set of eight different phase clocks. The multiphase clock multiplexer is operable to provide a multiphase output corresponding to the first set of eight different phase clocks when the select signal is at the first assertion and corresponding to the second set of eight different phase clocks when the select signal is at the second assertion.
- Yet other embodiments of the present invention provide methods for switching between two multiphase clocks. Such methods include receiving a first multiphase clock and a second multiphase clock. The first multiphase clock includes at least a first phase clock and a second phase clock, and the second multiphase clock includes at least a third phase clock and a fourth phase clock. The methods further include transitioning a select signal from a first assertion to a second assertion. Based at least in part on the select signal, a multiphase output is transitioned from a signal set corresponding to the first multiphase clock to a signal set corresponding to the second multiphase clock. Such a transition assures that the same number of clock pulses are maintained at the multiphase output between the first phase clock and the second phase clock, and that the same number of clock pulses are maintained between the third phase clock and the fourth phase clock.
- In various instances of the aforementioned embodiments, transitioning the multiphase output includes performing the following sequence: de-asserting the multiphase output corresponding to de-assertion of respective members of the signal set corresponding to the first multiphase clock; and subsequently, asserting the multiphase output corresponding to assertion of respective members of the signal set corresponding to the second multiphase clock.
- In some cases, the methods further include receiving a first input clock and a second input clock that are asynchronous to each other. The first multiphase clock is generated based on the first input clock, and the second multiphase clock is generated based on the second input clock. In one particular case, the first multiphase clock includes a first set of eight different phase clocks, and the second multiphase clock includes a second set of eight different phase clocks. In such cases, the multiphase clock multiplexer is operable to provide a multiphase output corresponding to the first set of eight different phase clocks when the select signal is at the first assertion and corresponding to the second set of eight different phase clocks when the select signal is at the second assertion.
- This summary provides only a general outline of some embodiments of the invention. Many other objects, features, advantages and other embodiments of the invention will become more fully apparent from the following detailed description, the appended claims and the accompanying drawings.
- A further understanding of the various embodiments of the present invention may be realized by reference to the figures which are described in remaining portions of the specification. In the figures, like reference numerals are used throughout several drawings to refer to similar components. In some instances, a sub-label consisting of a lower case letter is associated with a reference numeral to denote one of multiple similar components. When reference is made to a reference numeral without specification to an existing sub-label, it is intended to refer to all such multiple similar components.
-
FIG. 1 depicts a prior art synchronous clock multiplexer; -
FIG. 2 depicts a multiphase clock generator and multiplexer system in accordance with various embodiments of the present invention; -
FIG. 3 depicts a multiphase synchronous clock multiplexer in accordance with various embodiments of the present invention; -
FIG. 4 provides a detailed view of a multiplexing block that may be used to implement the multiphase synchronous clock multiplexer ofFIG. 3 in accordance with some embodiments of the present invention; and -
FIG. 5 is a timing diagram depicting an exemplary operation of the multiphase synchronous clock multiplexer ofFIG. 3 . - The present invention is related to systems and methods for clocking a semiconductor device, and more particularly to systems and methods involving a multiphase clock.
- Turning to
FIG. 2 , a multiphase clock generator andmultiplexer system 200 is depicted in accordance with various embodiments of the present invention. Multiphase clock generator andmultiplexer system 200 includes twoclock phase generators Clock phase generator 210 receives a Clock In A signal. Clock In A is a periodic signal exhibiting a particular frequency range and duty cycle range. Based on Clock In A,clock phase generator 210 generates eight output clock signals each phase shifted relative to Clock In A. In particular, CKA_P0 is phase shifted zero (0) degrees from Clock In A, CKA_P1 is phase shifted fourty-five (45) degrees from Clock In A, CKA_P2 is phase shifted ninety (90) degrees from Clock In A, CKA_P3 is phase shifted one hundred, thirty-five (135) degrees from Clock In A, CKA_P4 is phase shifted one hundred, eighty (180) degrees from Clock In A, CKA_P5 is phase shifted two hundred, twenty-five (225) degrees from Clock In A, CKA_P6 is phase shifted two hundred, seventy (270) degrees from Clock In A, and CKA_P7 is phase shifted three hundred, fifteen (315) degrees from Clock In A.Clock phase generator 210 may be any circuit known in the art that is capable of generating multiple phases of an input clock. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of phase generator circuits that may be used in accordance with different embodiments of the present invention, and will recognize that more or fewer than eight phases may be generated depending upon the particular embodiment of the present invention. - Similarly,
clock phase generator 220 receives a Clock In B signal. Clock In B is a periodic signal exhibiting a particular frequency range and duty cycle range. Based on Clock In B,clock phase generator 220 generates eight output clock signals each phase shifted relative to Clock In B. In particular, CKB_P0 is phase shifted zero (0) degrees from Clock In B, CKB_P1 is phase shifted fourty-five (45) degrees from Clock In B, CKB_P2 is phase shifted ninety (90) degrees from Clock In B, CKB_P3 is phase shifted one hundred, thirty-five (135) degrees from Clock In B, CKB_P4 is phase shifted one hundred, eighty (180) degrees from Clock In B, CKB_P5 is phase shifted two hundred, twenty-five (225) degrees from Clock In B, CKB_P6 is phase shifted two hundred, seventy (270) degrees from Clock In B, and CKB_P7 is phase shifted three hundred, fifteen (315) degrees from Clock In B.Clock phase generator 220 may be any circuit known in the art that is capable of generating multiple phases of an input clock. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of phase generator circuits that may be used in accordance with different embodiments of the present invention, and will recognize that more or fewer than eight phases may be generated depending upon the particular embodiment of the present invention. - A multiphase
synchronous clock multiplexer 230 receives the clock phases from each ofclock phase generator 210 andclock phase generator 220 and outputs one or the other set of clock phases based on aselect input 235. In particular, based on the assertion level ofselect input 235, a Clock Out P0 is selected to either be CKA_P0 or CKB_P0, a Clock Out P1 is selected to either be CKA_P1 or CKB_P1, a Clock Out P2 is selected to either be CKA_P2 or CKB_P2, a Clock Out P3 is selected to either be CKA_P3 or CKB_P3, a Clock Out P4 is selected to either be CKA_P4 or CKB_P4, a Clock Out P5 is selected to either be CKA_P5 or CKB_P5, a Clock Out P6 is selected to either be CKA_P6 or CKB_P6, and a Clock Out P7 is selected to either be CKA_P7 or CKB_P7. Multiphasesynchronous clock multiplexer 230 assures a glitch-less transition between one set of clock phases to the other upon a change inselect input 235. In addition, multiphasesynchronous clock multiplexer 230 controls the sequencing of the turn on and turn off of the selected clock phases to assure that the same number of clocks are provided for each phase. Such an approach assures that the stage receiving the outputs from multiphasesynchronous clock multiplexer 230 always gets proper complementary and sequential clocks. In some cases, multiphasesynchronous clock multiplexer 230 provides the aforementioned synchronizing and glitch control by using the enable signal of negative differential signals to generate differential outputs and synchronizing the enable/disable signal to sequentially turn off the deselected clock and then sequentially turn on the enabled clock. - Turning to
FIG. 3 , a multiphasesynchronous clock multiplexer 300 is shown in accordance with various embodiments of the present invention. Multiphasesynchronous clock multiplexer 300 may be used in place of multiphasesynchronous clock multiplexer 230 ofFIG. 2 . As shown, multiphasesynchronous clock multiplexer 300 provides the ability to switch between two sets of clock phase signals that are each eight phases. Based on the disclosure provided herein, one of ordinary skill in the art will recognize various modifications that may be made such that a different number of phases may be switched. Further, while the depicted circuit provides for switching between two sets of clock phases, based on the disclosure provided herein, one of ordinary skill in the art will recognize that the circuit may be expanded to allow for switching between three or more sets of clock phases. As shown, the circuit requires only eleven D type flip flops and forty-two logic gates. As just some advantages, one or more embodiments of the present invention may exhibit a relatively small number of flip flops and logic gates resulting in a small die area and power consumption, the ability to rely on complimentary clocks even during the clock switching time, a controlled sequencing of clock phases during switching time, and/or an ability to multiplex multiphase clocks that are operating at high frequencies. - Multiphase
synchronous clock multiplexer 300 includes four multiplexingblocks blocks blocks FIG. 4 . Multiplexingblock 310 receives two phase of one input clock and two clock phases of another input clock. In particular, multiplexingblock 310 receives CKA_P0 and CKA_P4, and CKB_P0 and CKB_P4. Based on an inputselect signal 350multiplexing block 310 provides Clock Out P0 that is either based on CKA_P0 or CKB_P0, and Clock Out P4 that is either based on CKA_P4 or CKB_P4. Similarly, multiplexingblock 320 receives two phase of one input clock and two clock phases of another input clock. In particular, multiplexingblock 320 receives CKA_P1 and CKA_P5, and CKB_P1 and CKB_P5. Based on inputselect signal 350multiplexing block 320 provides Clock Out P1 that is either based on CKA_P1 or CKB_P1, and Clock Out P5 that is either based on CKA_P5 or CKB_P5. Multiplexingblock 330 receives two phase of one input clock and two clock phases of another input clock. In particular, multiplexingblock 330 receives CKA_P2 and CKA_P6, and CKB_P2 and CKB_P6. Based on inputselect signal 350multiplexing block 330 provides Clock Out P2 that is either based on CKA_P2 or CKB_P2, and Clock Out P6 that is either based on CKA_P6 or CKB_P6. Multiplexingblock 340 receives two phase of one input clock and two clock phases of another input clock. In particular, multiplexingblock 340 receives CKA_P3 and CKA_P7, and CKB_P3 and CKB_P7. Based on inputselect signal 350multiplexing block 340 provides Clock Out P3 that is either based on CKA_P3 or CKB_P3, and Clock Out P7 that is either based on CKA_P7 or CKB_P7. In addition,multiplexer 340 provides aselect output 342 and aselect output 344 that indicate which of the clock input sets are currently selected by multiplexingblock 340. As more fully discussed below,select inputs select input 350. - In one particular embodiment of the present invention, the phase sets (i.e., CKA_P0 and CKA_P4, CKB_P0 and CKB_P4, CKA_P1 and CKA_P5, CKB_P1 and CKB_P5, CKA_P2 and CKA_P6, CKB_P2 and CKB_P6, CKA_P3 and CKA_P7, and CKB_P0 and CKB_P7) received by each of multiplexer blocks 310, 320, 330, 340 are complimentary with one phase being one-hundred, eighty degrees (180) out of phase from the other phase. In other embodiments, the phase sets are not necessarily complementary but are sufficiently out of phase to assure glitch-less operation of multiplexer blocks 310, 320, 330, 340.
- Multiphase
synchronous clock multiplexer 300 additionally includes threeflip flops flip flop 360 is driven byselect input 350, and the clock input is driven by either CKA_P7 or CKB_P7 depending upon aselect output 355 offlip flop 360. In particular, the clock that samples the select signal is the same clock that is selected at the output.Select output 342 is provided at the data input offlip flop 380 that is clocked by CKB_P0. The output offlip flop 380 is aselect output 385.Select output 344 is provided at the data input offlip flop 370 that is clocked by CKA_P0. The output offlip flop 370 is aselect output 375. - Turning to
FIG. 4 , a detailed view of amultiplexing block 400 is provided. Multiplexingblock 400 may be used in place of any of multiplexing blocks 310, 320, 330, 340 ofFIG. 3 . As shown, multiplexingblock 400 includes amultiplexing circuit 410 and acomplement circuit 450. Multiplexingcircuit 410 receives a CKA_P(X) and a CKA_P(X+4), and a CKB_P(X) and a CKB_P(X+4). In some cases, CKA_P(X+4) is a complement of CKA_P(X), and CKB_P(X+4) is a complement of CKB_P(X). CKA_P(X+4) clocks aflip flop 420, and CKB_P(X+4) clocks aflip flop 430. The data input offlip flop 420 is driven by an ANDgate 422 that logically ANDs an inverted version ofselect output 355 withselect output 375. The data input offlip flop 430 is driven by an ANDgate 432 that logically ANDsselect output 355 withselect output 385. The output offlip flop 420 is inverted via aninverter 426 to provide aselect output 428, and the output offlip flop 430 is inverted via aninverter 436 to provide aselect output 438. The output offlip flop 420 is also applied to aNAND gate 424 that logically NANDs it with CKA_P(X), and the output offlip flop 430 is also applied to aNAND gate 434 that logically NANDs it with CKB_P(X). The outputs ofNAND gate 424 andNAND gate 434 are applied to a NAND gate that logically NANDs the signals and drives a Clock Out P(X) signal. -
Complement circuit 450 includes a NORgate 460 that logically NORsselect output 428 with CKA_P(X+4), and a NORgate 470 that logically NORsselect output 438 with CKB_P(X+4). The outputs of NORgate 460 and NORgate 470 are applied to a NORgate 480 that that logically NORs the signals and drives a Clock Out P(X+4) signal. In some cases, Clock Out P(X+4) is a complement of Clock Out P(X). - In operation, two sets of eight clock phases are generated and applied to multiphase
synchronous clock multiplexer 300 which selects one of the sets of eight clock phases to drive as an output. Turning toFIG. 5 , a timing diagram 500 depicts an exemplary operation of multiphasesynchronous clock multiplexer 300. For simplicity, the only clock inputs that are shown are CKA_P0, CKA_P7, CKB_P0 and CKB_P7. As shown, CKA_XX has a frequency that is substantially different than that of CKB_XX.Select input 350 is originally asserted low causingselect output 355 to be asserted low,select output 385 to be asserted low, andselect output 375 to be asserted high. In this condition, multiplexing block 310 drives Clock Out P0 based on CKA_P0, and Clock Out P4 based on CKA_P4 (not shown); multiplexingblock 320 drives Clock Out P1 based on CKA_P1 (not shown), and Clock Out P5 based on CKA_P5 (not shown); multiplexingblock 330 drives Clock Out P2 based on CKA_P2 (not shown), and Clock Out P6 based on CKA_P6 (not shown); and multiplexing block 340 drives Clock Out P3 based on CKA_P3 (not shown), and Clock Out P7 based on CKA_P7. -
Select input 350 transitions from a low assertion state to a high assertion state. After the transition,select output 355 transitions from low to high on the next rising edge of CKA_P7 as shown by a dashedline 510. While not shown, a high to low transition ofselect input 350 will result in a high to low transition ofselect output 355 on the next rising edge of CKA_P7. The transition ofselect output 355 causes select output 342 (not shown) to transition from low to high on the next rising edge of CKA_P7 as indicated by a dashedline 520, and subsequently causesselect output 385 to transition from low to high on a rising edge of CKB_P0 as indicated by a dashedline 530. In addition, the transition ofselect output 355 causes select output 344 (not shown) to transition from high to low on a rising edge of CKB_P7 as indicated by a dashedline 540, and subsequently causesselect output 375 to transition from high to low on a rising edge of CKA_P0 as indicated by a dashedline 550. As the clock outputs are each controlled by a paired clock of a different phase, the clock outputs turn off sequentially. In this case, Clock Out P0 turns off first and is always matched with Clock Output P4. Subsequently, Clock Out P1 turns off and is always matched with Clock Output P5. Then, Clock Out P2 turns off and is always matched with Clock Output P6, followed by Clock Out P3 turning off while always being matched with Clock Out P7. - With
select output 355 andselect output 385 transitioned, the clock outputs are ready to be driven by the newly selected clock inputs. In the same manner that each of the clock outputs turned off sequentially, they are turned on sequentially. In this case, Clock Out P0 is turned on corresponding to the next rising edge of CKB_P4 (not shown) and Clock Out P4 is always matched thereto. Subsequently, Clock Out P1 is turned on corresponding to the next rising edge of CKB_P5 (not shown) and Clock Out P5 is always matched thereto. Then, Clock Out P2 is turned on corresponding to the next rising edge of CKB_P6 (not shown) and Clock Out P6 is always matched thereto, and finally Clock Out P3 is turned on corresponding to the next rising edge of CKB_P7 and Clock Out P7 is always matched thereto. - In general, the following steps cover the process of transitioning between multiphase clocks: (A) the select signal (e.g., select input 350) is transitioned to select a desired multiphase clock; (B) the transitioned select signal is sampled (e.g., select output 355) and sent to all multiplexing blocks (e.g., multiplexing blocks 310, 320, 330, 340); (C) the earliest phase of the deselected clock is stopped, followed sequentially by the later phases; select output signals generated by the highest order multiplexing block (e.g.,
select outputs select outputs - In conclusion, the invention provides novel systems, circuits, methods and arrangements for producing a multiphase signal. While detailed descriptions of one or more embodiments of the invention have been given above, various alternatives, modifications, and equivalents will be apparent to those skilled in the art without varying from the spirit of the invention. Therefore, the above description should not be taken as limiting the scope of the invention, which is defined by the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/039,009 US7583153B1 (en) | 2008-02-28 | 2008-02-28 | Systems and methods for multiplexing multiphase clocks |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/039,009 US7583153B1 (en) | 2008-02-28 | 2008-02-28 | Systems and methods for multiplexing multiphase clocks |
Publications (2)
Publication Number | Publication Date |
---|---|
US7583153B1 US7583153B1 (en) | 2009-09-01 |
US20090220038A1 true US20090220038A1 (en) | 2009-09-03 |
Family
ID=41009205
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/039,009 Expired - Fee Related US7583153B1 (en) | 2008-02-28 | 2008-02-28 | Systems and methods for multiplexing multiphase clocks |
Country Status (1)
Country | Link |
---|---|
US (1) | US7583153B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160099717A1 (en) * | 2014-10-06 | 2016-04-07 | Socionext Inc. | Transmission circuit, integrated circuit, and parallel-to-serial conversion method |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5406427A (en) * | 1992-09-01 | 1995-04-11 | Fujitsu Limited | Clock generator for magnetic disk drive that switches between preamble and data portions |
US5485127A (en) * | 1993-12-29 | 1996-01-16 | Intel Corporation | Integrated dynamic power dissipation control system for very large scale integrated (VLSI) chips |
US5654657A (en) * | 1995-08-01 | 1997-08-05 | Schlumberger Technologies Inc. | Accurate alignment of clocks in mixed-signal tester |
US5687325A (en) * | 1996-04-19 | 1997-11-11 | Chang; Web | Application specific field programmable gate array |
US5710517A (en) * | 1995-08-01 | 1998-01-20 | Schlumberger Technologies, Inc. | Accurate alignment of clocks in mixed-signal tester |
US5774701A (en) * | 1995-07-10 | 1998-06-30 | Hitachi, Ltd. | Microprocessor operating at high and low clok frequencies |
US6100732A (en) * | 1997-06-20 | 2000-08-08 | Sun Microsystems, Inc. | Phase enable and clock generation circuit |
US6876710B1 (en) * | 1998-01-20 | 2005-04-05 | Infineon Technologies Ag | Digitally controlled circuit for reducing the phase modulation of a signal |
US7102391B1 (en) * | 2003-07-31 | 2006-09-05 | Actel Corporation | Clock-generator architecture for a programmable-logic-based system on a chip |
US7176727B2 (en) * | 2003-07-14 | 2007-02-13 | Nec Corporation | Synthesizer |
US7298178B1 (en) * | 2003-07-31 | 2007-11-20 | Actel Corporation | Clock-generator architecture for a programmable-logic-based system on a chip |
-
2008
- 2008-02-28 US US12/039,009 patent/US7583153B1/en not_active Expired - Fee Related
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5406427A (en) * | 1992-09-01 | 1995-04-11 | Fujitsu Limited | Clock generator for magnetic disk drive that switches between preamble and data portions |
US5485127A (en) * | 1993-12-29 | 1996-01-16 | Intel Corporation | Integrated dynamic power dissipation control system for very large scale integrated (VLSI) chips |
US5774701A (en) * | 1995-07-10 | 1998-06-30 | Hitachi, Ltd. | Microprocessor operating at high and low clok frequencies |
US5654657A (en) * | 1995-08-01 | 1997-08-05 | Schlumberger Technologies Inc. | Accurate alignment of clocks in mixed-signal tester |
US5710517A (en) * | 1995-08-01 | 1998-01-20 | Schlumberger Technologies, Inc. | Accurate alignment of clocks in mixed-signal tester |
US5687325A (en) * | 1996-04-19 | 1997-11-11 | Chang; Web | Application specific field programmable gate array |
US6100732A (en) * | 1997-06-20 | 2000-08-08 | Sun Microsystems, Inc. | Phase enable and clock generation circuit |
US6876710B1 (en) * | 1998-01-20 | 2005-04-05 | Infineon Technologies Ag | Digitally controlled circuit for reducing the phase modulation of a signal |
US7176727B2 (en) * | 2003-07-14 | 2007-02-13 | Nec Corporation | Synthesizer |
US7102391B1 (en) * | 2003-07-31 | 2006-09-05 | Actel Corporation | Clock-generator architecture for a programmable-logic-based system on a chip |
US7298178B1 (en) * | 2003-07-31 | 2007-11-20 | Actel Corporation | Clock-generator architecture for a programmable-logic-based system on a chip |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160099717A1 (en) * | 2014-10-06 | 2016-04-07 | Socionext Inc. | Transmission circuit, integrated circuit, and parallel-to-serial conversion method |
US9654114B2 (en) * | 2014-10-06 | 2017-05-16 | Socionext Inc. | Transmission circuit, integrated circuit, and parallel-to-serial conversion method |
Also Published As
Publication number | Publication date |
---|---|
US7583153B1 (en) | 2009-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8350600B2 (en) | Glitchless clock multiplexer controlled by an asynchronous select signal | |
US6975145B1 (en) | Glitchless dynamic multiplexer with synchronous and asynchronous controls | |
US6285225B1 (en) | Delay locked loop circuits and methods of operation thereof | |
US20030001612A1 (en) | Multiplexor generating a glitch free output when selecting from multiple clock signals | |
US6107841A (en) | Synchronous clock switching circuit for multiple asynchronous clock source | |
US6784699B2 (en) | Glitch free clock multiplexing circuit with asynchronous switch control and minimum switch over time | |
US8837639B2 (en) | Parallel synchronizing cell with improved mean time between failures | |
WO2009022824A1 (en) | Apparatus and method for preventing generation of glitch in a clock switching circuit | |
US7135899B1 (en) | System and method for reducing skew in complementary signals that can be used to synchronously clock a double data rate output | |
US8058900B1 (en) | Method and apparatus for clocking | |
CN112130617A (en) | Clock dynamic switching circuit | |
US6653867B1 (en) | Apparatus and method for providing a smooth transition between two clock signals | |
US6323715B1 (en) | Method and apparatus for selecting a clock signal without producing a glitch | |
US6292044B1 (en) | Low power glitch-free clock switch | |
US6960942B2 (en) | High speed phase selector | |
KR20080101495A (en) | Clock switching circuit | |
US7003683B2 (en) | Glitchless clock selection circuit | |
JP2004054350A (en) | Clock switching circuit | |
KR100925393B1 (en) | Domain Crossing Circuit of Semiconductor Memory Apparatus | |
US8975921B1 (en) | Synchronous clock multiplexer | |
US7583153B1 (en) | Systems and methods for multiplexing multiphase clocks | |
JP2009165064A (en) | Frequency dividing circuit and frequency dividing method | |
CN115242224A (en) | Multi-clock glitch-free switching circuit and switching method | |
KR102022645B1 (en) | Semiconductor integrated circuit and clock synchronization method | |
US6075398A (en) | Tunable digital oscillator circuit and method for producing clock signals of different frequencies |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AGERE SYSTEMS INC., PENNSYLVANIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VALERO-LOPEZ, ARI;REEL/FRAME:020575/0294 Effective date: 20080220 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGERE SYSTEMS LLC;REEL/FRAME:035365/0634 Effective date: 20140804 |
|
AS | Assignment |
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047195/0827 Effective date: 20180509 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER PREVIOUSLY RECORDED AT REEL: 047195 FRAME: 0827. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047924/0571 Effective date: 20180905 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210901 |