US20090230446A1 - Semiconductor device and bypass capacitor module - Google Patents
Semiconductor device and bypass capacitor module Download PDFInfo
- Publication number
- US20090230446A1 US20090230446A1 US12/077,177 US7717708A US2009230446A1 US 20090230446 A1 US20090230446 A1 US 20090230446A1 US 7717708 A US7717708 A US 7717708A US 2009230446 A1 US2009230446 A1 US 2009230446A1
- Authority
- US
- United States
- Prior art keywords
- layer
- power supply
- bypass capacitor
- substrate
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0688—Integrated circuits having a three-dimensional layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/40—Structural combinations of fixed capacitors with other electric elements, the structure mainly consisting of a capacitor, e.g. RC combinations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5223—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- This invention relates to a semiconductor device and a bypass capacitor module and, in particular, to a semiconductor device and a bypass capacitor module which are capable of low-impedance driving a semiconductor element with a low-cost structure over an operation range from a low-frequency operation to a high-frequency operation.
- a capacitor is mounted on or adjacent to the IC.
- the capacitor serves to prevent occurrence of a malfunction caused by noise generated inside the IC and is called a bypass capacitor (for example, see Japanese Unexamined Patent Application Publication (JP-A) No. H2-202051).
- bypass capacitors 401 are mounted on the substrate 400 and externally bonded to the substrate 400 by wire bonding to suppress fluctuation of a power supply voltage supplied to the ICs 300 and 301 , although a boding wire is not shown in FIG. 1 .
- bypass capacitors 501 are mounted on the IC 500 and externally connected to the IC 500 by bonding wires to suppress fluctuation of a power supply voltage supplied to the IC 500 .
- a semiconductor device including a substrate having a first surface and a second surface opposite to the first surface, a semiconductor element formed on the first surface of the substrate, and a bypass capacitor formed on one of the first and the second surfaces of the substrate.
- the bypass capacitor comprises a power supply layer and a ground layer which serve to supply a power supply voltage to the semiconductor element, and a high dielectric constant layer sandwiched between the power supply layer and the ground layer.
- the bypass capacitor is formed on the first surface of the substrate.
- the bypass capacitor is formed on the second surface of the substrate.
- the power supply layer is separated into a plurality of sections corresponding to a plurality of circuit blocks, respectively.
- the semiconductor element is a P-channel MOS transistor having a source electrode connected to the power supply layer and a drain electrode connected to the ground layer.
- the semiconductor element is an N-channel MOS transistor having a drain electrode connected to the power supply layer and a source electrode connected to the ground layer.
- the semiconductor element is a CMOS transistor comprising a P-channel MOS transistor and an N-channel MOS transistor.
- the P-channel MOS transistor has a source electrode connected to the power supply layer.
- the N-channel MOS transistor has a source electrode connected to the ground layer.
- the semiconductor element is a diode having an anode electrode connected to one of the power supply layer and the ground layer and a cathode electrode connected to the other of the power supply layer and the ground layer.
- the bypass capacitor has a module structure.
- the power supply layer and the ground layer of the bypass capacitor are connected to the substrate via bonding wires.
- the power supply layer and the ground layer of the bypass capacitor are connected to the substrate via solder balls.
- bypass capacitor module to be mounted on a substrate of a semiconductor device.
- the bypass capacitor module comprises a power supply layer and a ground layer which serve to supply a power supply voltage to a semiconductor element formed on the substrate; and a high dielectric constant layer sandwiched between the power supply layer and the ground layer.
- the bypass capacitor module has a sheet-like structure.
- the power supply layer and the ground layer are connected to the substrate via bonding wires.
- the power supply layer and the ground layer are connected to the substrate via solder balls.
- a semiconductor device including a substrate having a first surface and a second surface opposite to the first surface, a semiconductor element formed on the first surface of the substrate, and a bypass capacitor which is internally formed between a power supply layer and a ground layer.
- a semiconductor device including a substrate having a first surface and a second surface opposite to the first surface, a semiconductor element formed on the first surface of the substrate, and a bypass capacitor formed on one of the first and the second surfaces of the substrate.
- the bypass capacitor comprises a power supply layer and a ground layer which serve to supply a power supply voltage to the semiconductor element, and a high dielectric constant layer sandwiched between the power supply layer and the ground layer. Therefore, it is possible to provide a semiconductor device and a bypass capacitor module which are capable of low-impedance driving a semiconductor element with a low-cost structure over an operation range from a low-frequency operation to a high-frequency operation.
- FIG. 1 is a view for describing a structure in which a bypass capacitor is mounted adjacent to an IC
- FIG. 2 is a view for describing a structure in which a bypass capacitor is mounted on an IC
- FIG. 3A is a sectional view of a characteristic part of a semiconductor device according to a first embodiment of this invention.
- FIG. 3B is a view showing an equivalent circuit of the semiconductor device illustrated in FIG. 3A ;
- FIG. 4 shows various materials having a high dielectric constant and relative dielectric constants thereof
- FIGS. 5A to 5F are sectional views for describing a process of producing the semiconductor device according to the first embodiment
- FIG. 6 is a sectional view of a characteristic part of a semiconductor device according to a second embodiment of this invention.
- FIGS. 7A to 7E are sectional views for describing a process of producing the semiconductor device according to the second embodiment
- FIG. 8 is a sectional view of a characteristic part of a semiconductor device according to a third embodiment of this invention.
- FIG. 9A is a schematic sectional view of a bypass capacitor sheet according to a fourth embodiment of this invention.
- FIGS. 9B and 9C are a schematic plan view and a schematic sectional view of the bypass capacitor sheet in FIG. 9A when it is mounted to an Si substrate, respectively;
- FIG. 10A is a schematic sectional view of a bypass capacitor sheet according to a fifth embodiment of this invention.
- FIG. 10B is a schematic sectional view of the bypass capacitor sheet in FIG. 10A when it is mounted to an Si substrate.
- CMOS transistor and a diode are mounted on a substrate as semiconductor elements.
- a Si substrate 10 is doped with an N-type dopant of a low concentration.
- the Si substrate 10 is provided with a CMOS transistor and a diode Di.
- the CMOS transistor comprises a P-channel MOS transistor PTr and an N-channel MOS transistor NTr in an integrated structure.
- the P-channel MOS transistor PTr comprises a source region S 1 and a drain region D 1 which are formed by diffusing a P-type dopant of a high concentration, a source electrode SE 1 , a drain electrode DE 1 , and a gate electrode GE 1 .
- a gate insulating film underlies each gate electrode, such as GE 1 .
- the N-channel MOS transistor NTr comprises a P-type well W 2 for forming the N-channel MOS transistor, a source region S 2 and a drain region D 2 formed by diffusing an N-type dopant of a high concentration into the P-type well W 2 , a source electrode SE 2 , a drain electrode DE 2 , and a gate electrode GE 2 .
- a combination of the P-channel MOS transistor PTr and the N-channel MOS transistor PTr forms the CMOS transistor with the gate electrodes GE 1 and GE 2 connected via a wire 21 e and the drain electrodes DE 1 and DE 2 connected via a wire 21 f.
- the diode Di comprises a P-type well W 1 for forming the diode, an N-type region C 1 formed by diffusing an N-type dopant of a high concentration into the P-type well W 1 , an anode electrode AE, and a cathode electrode CE.
- an insulating layer (wiring layer) 20 of SiO 2 is formed on the Si substrate 10 .
- the insulating layer 20 is provided with contact holes and various wires, including a wire 21 a connecting a Vcc power supply layer 30 and the anode electrode AE, a wire 21 b connecting a GND layer 50 and the cathode electrode CE, a wire 21 c connecting the Vcc power supply layer 30 and the source electrode SE 1 , and a wire 21 d connecting the GND layer 50 and the source electrode SE 2 .
- the Vcc power supply layer 30 On the insulating layer 20 , the Vcc power supply layer 30 is formed.
- the Vcc power supply layer 30 serves to supply a bias voltage Vcc to the source electrode SE 1 of the P-channel MOS transistor PTr and the anode electrode AE of the diode Di.
- a high dielectric constant layer 40 On the Vcc power supply layer 30 , a high dielectric constant layer 40 is formed.
- the GND layer 50 is formed on the high dielectric constant layer 40 .
- the GND layer 50 serves to supply a ground potential to the source electrode SE 1 of the N-channel MOS transistor NTr and the cathode electrode CE of the diode Di.
- the high dielectric constant layer 40 is made of a high dielectric constant material.
- high dielectric constant materials shown in FIG. 4 may be used.
- the high dielectric constant materials which are usable and relative dielectric constants thereof are shown. It is desired that the high dielectric constant material for use as the high dielectric constant layer 40 has a relative dielectric constant ( ⁇ ) not smaller than 10.
- FIG. 3B an equivalent circuit of the semiconductor device in FIG. 3A is illustrated.
- a low impedance is formed between Vcc and GND by a bypass capacitor CB. Consequently, between the source S 1 of the P-channel MOS transistor PTr and the source S 1 of the N-channel MOS transistor NTr and between an anode and a cathode of the diode Di, a low-impedance power supply voltage is supplied over an operation range from a low-frequency operation to a high-frequency operation. As a consequence, it is possible to prevent fluctuation of the power supply voltage caused by a source-drain current at the time instant when an input signal IN is turned from a low level to a high level.
- the P-type dopant is ion-implanted to a surface of the N-type Si substrate 10 to form the P-type well W 1 for forming the diode Di, the P-type well W 2 for forming the P-channel MOS transistor PTr, and the source region S 1 and the drain region D 1 of the P-channel MOS transistor PTr.
- the N-type dopant is ion-implanted to form the source region S 2 and the drain region D 2 of the N-channel MOS transistor NTr and the N-type region C 1 of the diode Di.
- the electrodes AE, CE, SE 1 , GE 1 , DE 1 , SE 2 , GE 2 , and DE 2 and the wires 21 e and 21 f are formed by patterning using a metal such as Al.
- a metal such as Al.
- SiO 2 is deposited to form the insulating layer 20 .
- contact holes 20 a to 20 d are formed in the insulating layer 20 by etching as illustrated in FIG. 5C .
- a metal such as Al is deposited by sputtering, CVD, or the like into openings of the contact holes 20 a to 20 d and on a surface of the insulating layer 20 to form the wires 21 a to 21 d and the Vcc power supply layer 30 .
- a high dielectric constant material is deposited on the Vcc power supply layer 30 by spin coating, sputtering, CVD, or the like to form the high dielectric constant layer 40 as illustrated in FIG. 5E .
- contact holes 60 b and 60 d are formed by etching in the Vcc power supply layer 30 and the high dielectric constant layer 40 as illustrated in FIG. 5F and the contact holes 60 b and 60 d are subjected to insulation processing.
- a metal such as Al is deposited by sputtering, CVD, or the like to form the GND layer 50 .
- the semiconductor device illustrated in FIG. 3A is produced.
- the Si substrate 10 having the semiconductor elements is provided with the bypass capacitor comprising the Vcc power supply layer 30 and the GND layer 50 which serve to supply a power supply voltage to the semiconductor elements, and the high dielectric constant layer 40 sandwiched between the Vcc power supply layer 30 and the GND layer 50 . Therefore, between Vcc and GND, a low impedance is formed by the bypass capacitor. It is therefore possible to supply a low-impedance power supply between the source S 1 and S 2 which may be called a source and a drain of the CMOS transistor and between the anode and the cathode of the diode over an operation range from a low-frequency operation to a high-frequency operation.
- the source S 1 and S 2 which may be called a source and a drain of the CMOS transistor and between the anode and the cathode of the diode over an operation range from a low-frequency operation to a high-frequency operation.
- the CMOS transistor is formed on the Si substrate 10 .
- this invention is not limited thereto but a P-channel MOS transistor as a single element may be formed.
- the source electrode and the drain electrode of the P-channel MOS transistor are connected to the Vcc power supply layer 30 and the GND layer 50 , respectively.
- a N-channel MOS transistor as a single element may be formed on the Si substrate 10 .
- the drain electrode and the source electrode of the N-channel MOS transistor are connected to the Vcc power supply layer 30 and the GND layer 50 , respectively.
- the anode electrode AE and the cathode electrode CE of the diode Di are connected to the Vcc power supply layer 30 and the GND layer 50 , respectively.
- this invention is not limited thereto but the cathode electrode CE and the anode electrode AE of the diode Di may be connected to the Vcc power supply layer 30 and the GND layer 50 , respectively.
- MOS structure is described with respect to the transistors and the diode.
- this invention is not limited thereto but is applicable to a bipolar structure also.
- the Si substrate is used as a substrate.
- this invention is not limited thereto but any substrate may be used as far as the semiconductor element can be mounted thereto.
- a glass substrate or a plastic substrate may be used.
- the Vcc power supply layer 30 is formed throughout an entire surface of the Si substrate 10 .
- a Vcc power supply layer 30 is separated into sections corresponding to a plurality of predetermined circuit blocks. Similar parts equivalent in functions to those in FIG. 3A are designated by like reference numerals and description thereof will be omitted.
- an insulating layer 20 is provided with an electrode E 1 connected to the Vcc power supply layer 30 and an electrode E 2 connected to the GND layer 50 .
- the electrode E 1 is connected via a wire 21 to a source electrode SE 1 of a P-channel MOS transistor PTr and a cathode electrode CE of a diode Di.
- the electrode E 2 is connected via the wire 21 to a source electrode SE 2 of an N-channel MOS transistor NTr and an anode electrode AE (not shown) of a diode Di of a next block.
- the electrodes AE, CE, SE 1 , GE 1 , DE 1 , SE 2 , GE 2 , DE 2 , E 1 , and E 2 and the wire 21 are formed on the Si substrate 10 by patterning using a metal such as Al. By spin coating, sputtering, CVD, or the like, SiO 2 is deposited to form the insulating layer 20 .
- openings 70 for connecting the electrodes E 1 and E 2 to the Vcc power supply layer 30 are formed in the insulating layer 20 by etching, as illustrated in FIG. 7B .
- a metal such as Al is deposited by sputtering, CVD, or the like in the openings 70 and on a surface of the insulating layer 20 except electrode isolating regions 26 to form the VCC power supply layer 30 having separated regions.
- a high dielectric constant material is deposited on the Vcc power supply layer 30 by spin coating, sputtering, CVD, or the like to form a high dielectric constant layer 40 as illustrated in FIG. 7D .
- an opening 80 for connecting the electrode E 2 and the power supply layer 30 to the GND layer 50 is formed.
- a metal such as Al is deposited by sputtering, CVD, or the like to form the GND layer 50 .
- the electrode E 2 and the Vcc power supply layer 30 are connected to the GND layer 50 to produce the semiconductor device illustrated in FIG. 6 .
- the bypass capacitor is formed on one surface of the Si substrate 10 on which the semiconductor elements are formed.
- a bypass capacitor is formed on the other surface of the Si substrate 10 opposite to the one surface on which the semiconductor elements are formed.
- the one surface provided with the semiconductor elements and the other surface without the semiconductor elements may be referred to as a first surface and a second surface, respectively.
- the Si substrate 10 has a first surface provided with semiconductor elements and a second surface opposite to the first surface and provided with a bypass capacitor comprising a Vcc power supply layer 30 , a high dielectric constant layer 40 , and a GND layer 50 .
- An insulating layer 20 is provided with an electrode E 10 for connecting the GND layer 50 and a cathode electrode CE, an electrode E 11 for connecting the Vcc power supply layer 30 and an anode electride AE, an electrode E 12 for connecting the Vcc power supply layer 30 and a source electrode SE 1 , and an electrode E 13 for connecting the GND layer 50 and a source electrode SE 2 .
- the electrodes E 10 , E 11 , E 12 , and E 13 are connected via wires 21 to the cathode electrode CE, the anode electrode AE, the source electrode SE 1 , and the source electrode SE 2 , respectively.
- the Si substrate 10 is provided with contact holes 10 a to 10 d subjected to insulation processing.
- the GND layer 50 and the electrode E 10 are connected to each other via a wire 11 a formed in the contact hole 10 a.
- the Vcc power supply layer 30 and the electrode E 11 are connected to each other via a wire 11 b formed in the contact hole 10 b.
- the Vcc power supply layer 30 and the electrode E 12 are connected to each other via a wire 11 c formed in the contact hole 10 c.
- the GND layer 50 and the electrode E 13 are connected to each other via a wire 11 d formed in the contact hole 10 d.
- the bypass capacitor is formed by laminating a plurality of layers on the Si substrate 10 .
- a bypass capacitor has a sheet-like module structure.
- similar parts equivalent in function to those in FIG. 3A are designated by like reference numerals and description thereof will be omitted.
- a bypass capacitor having a module structure is illustrated as a bypass capacitor sheet 100 .
- the bypass capacitor sheet 100 is smaller in area than an Si substrate 10 .
- the bypass capacitor sheet 100 comprises a Vcc power supply layer 30 , a high dielectric constant layer 40 , and a GND layer 50 .
- the Vcc power supply layer 30 is greater in area than the high dielectric constant layer 40 and the GND layer 50 and is exposed at its periphery.
- a plurality of pads 31 are formed.
- the GND layer 50 is provided with a plurality of pads 51 formed on its surface.
- the Si substrate 10 is provided with a plurality of Vcc pads 25 a and a plurality of GND pads 25 b formed at its periphery.
- the Vcc pads 25 a are electrically connected (not shown) to the electrode E 30 and the GND pads 25 b are connected (not shown) to an electrode E 31 .
- the pads 31 of the Vcc power supply layer 30 and the Vcc pads 25 a of the Si substrate 10 are connected by bonding wires 110 .
- the pads 51 of the GND layer 50 and the GND pads 25 b of the Si substrate 10 are connected by bonding wires 110 .
- the bypass capacitor has a sheet-like module structure. Therefore, a production process of the semiconductor device can be simplified and the semiconductor device can be reduced in weight.
- bypass capacitor sheet is connected to the Si substrate by the bonding wires.
- a bypass capacitor sheet is connected to an Si substrate by solder balls.
- FIGS. 10A and 10B similar parts equivalent in function to those in FIGS. 9A to 9C are designated by like reference numerals and description thereof will be omitted.
- a bypass capacitor having a module structure is illustrated as a bypass capacitor sheet 200 .
- the bypass capacitor sheet 200 has an area substantially equal to that of an Si substrate 10 .
- the bypass capacitor sheet 200 comprises a Vcc power supply layer 30 , a high dielectric constant layer 40 , and a GND layer 50 .
- Under the Vcc power supply layer 30 a plurality of solder balls 202 are arranged.
- the GND layer 50 is provided with a plurality of pads 201 extending downward. The pads 201 are connected to the solder balls 202 .
- the Si substrate 10 is provided with a plurality of Vcc pads 25 a and a plurality of GND pads 25 b.
- the Vcc pads 25 a are connected (not shown) to an electrode E 30 and the GND pads 25 b are connected (not shown) to an electrode E 31 .
- the solder balls 202 of the bypass capacitor sheet 200 are connected by reflowing to the Vcc pads 25 a and the GND pads 25 b of the Si substrate 10 .
- the solder balls 202 are formed on the bypass capacitor sheet 200 .
- the solder balls may be formed on the Vcc pads 25 a and the GND pads 25 b of the Si substrate 10 .
- the semiconductor device and the bypass capacitor module according to this invention are applicable to various kinds of semiconductor devices, such as an IC, an LSI, and a VLSI.
Abstract
A semiconductor device includes an Si substrate having a first surface provided with semiconductor elements, such as a CMOS transistor and a diode, and a second surface opposite to the first surface. On one of the first and the second surfaces, a bypass capacitor is formed. The bypass capacitor includes a Vcc power supply layer and a GND layer which serve to supply a power supply voltage to the semiconductor element, and a high dielectric constant layer sandwiched between the Vcc power supply layer and the GND layer.
Description
- This invention relates to a semiconductor device and a bypass capacitor module and, in particular, to a semiconductor device and a bypass capacitor module which are capable of low-impedance driving a semiconductor element with a low-cost structure over an operation range from a low-frequency operation to a high-frequency operation.
- When an IC (semiconductor integrated circuit) is packaged on a substrate, a capacitor is mounted on or adjacent to the IC. The capacitor serves to prevent occurrence of a malfunction caused by noise generated inside the IC and is called a bypass capacitor (for example, see Japanese Unexamined Patent Application Publication (JP-A) No. H2-202051).
- Referring to
FIG. 1 , description will be made of a structure in which a bypass capacitor is mounted adjacent to an IC. As illustrated inFIG. 1 ,ICs Bypass capacitors 401 are mounted on thesubstrate 400 and externally bonded to thesubstrate 400 by wire bonding to suppress fluctuation of a power supply voltage supplied to theICs FIG. 1 . - Referring to
FIG. 2 , description will be made of a structure in which a bypass capacitor is mounted on an IC. As illustrated inFIG. 2 , an IC 500 is fixed to a substrate (organic PCB) 600.Bypass capacitors 501 are mounted on the IC 500 and externally connected to theIC 500 by bonding wires to suppress fluctuation of a power supply voltage supplied to theIC 500. - With the above-mentioned structure, however, there is an operating limit at a high frequency depending on an inductance component of the bonding wires. In order to improve such an operating limit related to a high frequency operation, the capacitor must have a large capacitance. This results in an increase in cost and size of the capacitor.
- In view of the above, it is an object of this invention to provide a semiconductor device and a bypass capacitor module which are capable of low-impedance driving a semiconductor element with a low-cost structure over an operation range from a low-frequency operation to a high-frequency operation.
- According to this invention, there is provided a semiconductor device including a substrate having a first surface and a second surface opposite to the first surface, a semiconductor element formed on the first surface of the substrate, and a bypass capacitor formed on one of the first and the second surfaces of the substrate. The bypass capacitor comprises a power supply layer and a ground layer which serve to supply a power supply voltage to the semiconductor element, and a high dielectric constant layer sandwiched between the power supply layer and the ground layer.
- Preferably, the bypass capacitor is formed on the first surface of the substrate.
- Preferably, the bypass capacitor is formed on the second surface of the substrate.
- Preferably, the power supply layer is separated into a plurality of sections corresponding to a plurality of circuit blocks, respectively.
- Preferably, the semiconductor element is a P-channel MOS transistor having a source electrode connected to the power supply layer and a drain electrode connected to the ground layer.
- Preferably, the semiconductor element is an N-channel MOS transistor having a drain electrode connected to the power supply layer and a source electrode connected to the ground layer.
- Preferably, the semiconductor element is a CMOS transistor comprising a P-channel MOS transistor and an N-channel MOS transistor. The P-channel MOS transistor has a source electrode connected to the power supply layer. The N-channel MOS transistor has a source electrode connected to the ground layer.
- Preferably, the semiconductor element is a diode having an anode electrode connected to one of the power supply layer and the ground layer and a cathode electrode connected to the other of the power supply layer and the ground layer.
- Preferably, the bypass capacitor has a module structure.
- Preferably, the power supply layer and the ground layer of the bypass capacitor are connected to the substrate via bonding wires.
- Preferably, the power supply layer and the ground layer of the bypass capacitor are connected to the substrate via solder balls.
- According to this invention, there is also provided a bypass capacitor module to be mounted on a substrate of a semiconductor device. The bypass capacitor module comprises a power supply layer and a ground layer which serve to supply a power supply voltage to a semiconductor element formed on the substrate; and a high dielectric constant layer sandwiched between the power supply layer and the ground layer.
- Preferably, the bypass capacitor module has a sheet-like structure.
- Preferably, the power supply layer and the ground layer are connected to the substrate via bonding wires.
- Preferably, the power supply layer and the ground layer are connected to the substrate via solder balls.
- According to this invention, there is provided a semiconductor device including a substrate having a first surface and a second surface opposite to the first surface, a semiconductor element formed on the first surface of the substrate, and a bypass capacitor which is internally formed between a power supply layer and a ground layer.
- According to this invention, there is provided a semiconductor device including a substrate having a first surface and a second surface opposite to the first surface, a semiconductor element formed on the first surface of the substrate, and a bypass capacitor formed on one of the first and the second surfaces of the substrate. The bypass capacitor comprises a power supply layer and a ground layer which serve to supply a power supply voltage to the semiconductor element, and a high dielectric constant layer sandwiched between the power supply layer and the ground layer. Therefore, it is possible to provide a semiconductor device and a bypass capacitor module which are capable of low-impedance driving a semiconductor element with a low-cost structure over an operation range from a low-frequency operation to a high-frequency operation.
-
FIG. 1 is a view for describing a structure in which a bypass capacitor is mounted adjacent to an IC; -
FIG. 2 is a view for describing a structure in which a bypass capacitor is mounted on an IC; -
FIG. 3A is a sectional view of a characteristic part of a semiconductor device according to a first embodiment of this invention; -
FIG. 3B is a view showing an equivalent circuit of the semiconductor device illustrated inFIG. 3A ; -
FIG. 4 shows various materials having a high dielectric constant and relative dielectric constants thereof; -
FIGS. 5A to 5F are sectional views for describing a process of producing the semiconductor device according to the first embodiment; -
FIG. 6 is a sectional view of a characteristic part of a semiconductor device according to a second embodiment of this invention; -
FIGS. 7A to 7E are sectional views for describing a process of producing the semiconductor device according to the second embodiment; -
FIG. 8 is a sectional view of a characteristic part of a semiconductor device according to a third embodiment of this invention; -
FIG. 9A is a schematic sectional view of a bypass capacitor sheet according to a fourth embodiment of this invention; -
FIGS. 9B and 9C are a schematic plan view and a schematic sectional view of the bypass capacitor sheet inFIG. 9A when it is mounted to an Si substrate, respectively; -
FIG. 10A is a schematic sectional view of a bypass capacitor sheet according to a fifth embodiment of this invention; and -
FIG. 10B is a schematic sectional view of the bypass capacitor sheet inFIG. 10A when it is mounted to an Si substrate. - Now, several exemplary embodiments will be described with reference to the drawing. It is noted here that this invention is not limited to the following embodiments. Components in the following embodiments encompass those which are readily envisaged by a skilled person or those which are substantially equivalent.
- Referring to
FIGS. 3A to 5F , a semiconductor device according to a first embodiment will be described. In the semiconductor device according to the first embodiment, a CMOS transistor and a diode are mounted on a substrate as semiconductor elements. - Referring to
FIG. 3A , aSi substrate 10 is doped with an N-type dopant of a low concentration. TheSi substrate 10 is provided with a CMOS transistor and a diode Di. The CMOS transistor comprises a P-channel MOS transistor PTr and an N-channel MOS transistor NTr in an integrated structure. - The P-channel MOS transistor PTr comprises a source region S1 and a drain region D1 which are formed by diffusing a P-type dopant of a high concentration, a source electrode SE1, a drain electrode DE1, and a gate electrode GE1. Although not shown in all of figures for simplicity of illustration, it is to be noted that a gate insulating film underlies each gate electrode, such as GE1.
- The N-channel MOS transistor NTr comprises a P-type well W2 for forming the N-channel MOS transistor, a source region S2 and a drain region D2 formed by diffusing an N-type dopant of a high concentration into the P-type well W2, a source electrode SE2, a drain electrode DE2, and a gate electrode GE2.
- A combination of the P-channel MOS transistor PTr and the N-channel MOS transistor PTr forms the CMOS transistor with the gate electrodes GE1 and GE2 connected via a
wire 21 e and the drain electrodes DE1 and DE2 connected via awire 21 f. - The diode Di comprises a P-type well W1 for forming the diode, an N-type region C1 formed by diffusing an N-type dopant of a high concentration into the P-type well W1, an anode electrode AE, and a cathode electrode CE.
- On the
Si substrate 10, an insulating layer (wiring layer) 20 of SiO2 is formed. The insulatinglayer 20 is provided with contact holes and various wires, including awire 21 a connecting a Vccpower supply layer 30 and the anode electrode AE, awire 21 b connecting aGND layer 50 and the cathode electrode CE, awire 21 c connecting the Vccpower supply layer 30 and the source electrode SE1, and awire 21 d connecting theGND layer 50 and the source electrode SE2. - On the insulating
layer 20, the Vccpower supply layer 30 is formed. The Vccpower supply layer 30 serves to supply a bias voltage Vcc to the source electrode SE1 of the P-channel MOS transistor PTr and the anode electrode AE of the diode Di. On the Vccpower supply layer 30, a high dielectricconstant layer 40 is formed. On the high dielectricconstant layer 40, theGND layer 50 is formed. TheGND layer 50 serves to supply a ground potential to the source electrode SE1 of the N-channel MOS transistor NTr and the cathode electrode CE of the diode Di. - In the semiconductor device having the above-mentioned structure, a combination of the Vcc
power supply layer 30, theGND layer 50, and the high dielectricconstant layer 40 sandwiched between the Vccpower supply layer 30 and theGND layer 50 forms a bypass capacitor. Thus, by forming the bypass capacitor formed by the Vccpower supply layer 30, theGND layer 50, and the high dielectricconstant layer 40, the bypass capacitor having a large capacitance is obtained. In order to increase the capacitance of the bypass capacitor, the high dielectricconstant layer 40 is made of a high dielectric constant material. For example, high dielectric constant materials shown inFIG. 4 may be used. InFIG. 4 , the high dielectric constant materials which are usable and relative dielectric constants thereof are shown. It is desired that the high dielectric constant material for use as the high dielectricconstant layer 40 has a relative dielectric constant (ε) not smaller than 10. - Referring to
FIG. 3B , an equivalent circuit of the semiconductor device inFIG. 3A is illustrated. In the figure, a low impedance is formed between Vcc and GND by a bypass capacitor CB. Consequently, between the source S1 of the P-channel MOS transistor PTr and the source S1 of the N-channel MOS transistor NTr and between an anode and a cathode of the diode Di, a low-impedance power supply voltage is supplied over an operation range from a low-frequency operation to a high-frequency operation. As a consequence, it is possible to prevent fluctuation of the power supply voltage caused by a source-drain current at the time instant when an input signal IN is turned from a low level to a high level. - Referring to
FIGS. 5A to 5F , description will be made of a process of producing the semiconductor device illustrated inFIG. 3A . At first, as illustrated inFIG. 3A , the P-type dopant is ion-implanted to a surface of the N-type Si substrate 10 to form the P-type well W1 for forming the diode Di, the P-type well W2 for forming the P-channel MOS transistor PTr, and the source region S1 and the drain region D1 of the P-channel MOS transistor PTr. Then, the N-type dopant is ion-implanted to form the source region S2 and the drain region D2 of the N-channel MOS transistor NTr and the N-type region C1 of the diode Di. - Next, as illustrated in
FIG. 5B , the electrodes AE, CE, SE1, GE1, DE1, SE2, GE2, and DE2 and thewires layer 20. - After the insulating
layer 20 is formed, contact holes 20 a to 20 d are formed in the insulatinglayer 20 by etching as illustrated inFIG. 5C . Thereafter, as illustrated inFIG. 5D , a metal such as Al is deposited by sputtering, CVD, or the like into openings of the contact holes 20 a to 20 d and on a surface of the insulatinglayer 20 to form thewires 21 a to 21 d and the Vccpower supply layer 30. - After the Vcc
power supply layer 30 is formed, a high dielectric constant material is deposited on the Vccpower supply layer 30 by spin coating, sputtering, CVD, or the like to form the high dielectricconstant layer 40 as illustrated inFIG. 5E . After the high dielectricconstant layer 40 is formed, contact holes 60 b and 60 d are formed by etching in the Vccpower supply layer 30 and the high dielectricconstant layer 40 as illustrated inFIG. 5F and the contact holes 60 b and 60 d are subjected to insulation processing. - In openings of the contact holes 60 b and 60 d and on a surface of the high dielectric
constant layer 40, a metal such as Al is deposited by sputtering, CVD, or the like to form theGND layer 50. Thus, the semiconductor device illustrated inFIG. 3A is produced. - According to the first embodiment, the
Si substrate 10 having the semiconductor elements (the CMOS transistor and the diode) is provided with the bypass capacitor comprising the Vccpower supply layer 30 and theGND layer 50 which serve to supply a power supply voltage to the semiconductor elements, and the high dielectricconstant layer 40 sandwiched between the Vccpower supply layer 30 and theGND layer 50. Therefore, between Vcc and GND, a low impedance is formed by the bypass capacitor. It is therefore possible to supply a low-impedance power supply between the source S1 and S2 which may be called a source and a drain of the CMOS transistor and between the anode and the cathode of the diode over an operation range from a low-frequency operation to a high-frequency operation. - In the first embodiment, description has been made about the case where the CMOS transistor is formed on the
Si substrate 10. However, this invention is not limited thereto but a P-channel MOS transistor as a single element may be formed. In this case, the source electrode and the drain electrode of the P-channel MOS transistor are connected to the Vccpower supply layer 30 and theGND layer 50, respectively. Alternatively, a N-channel MOS transistor as a single element may be formed on theSi substrate 10. In this case, the drain electrode and the source electrode of the N-channel MOS transistor are connected to the Vccpower supply layer 30 and theGND layer 50, respectively. - In the first embodiment, the anode electrode AE and the cathode electrode CE of the diode Di are connected to the Vcc
power supply layer 30 and theGND layer 50, respectively. However, this invention is not limited thereto but the cathode electrode CE and the anode electrode AE of the diode Di may be connected to the Vccpower supply layer 30 and theGND layer 50, respectively. - In the first embodiment, a MOS structure is described with respect to the transistors and the diode. However, this invention is not limited thereto but is applicable to a bipolar structure also.
- In the first embodiment, the Si substrate is used as a substrate. However, this invention is not limited thereto but any substrate may be used as far as the semiconductor element can be mounted thereto. For example, a glass substrate or a plastic substrate may be used.
- Referring to
FIGS. 6 to 7E , a semiconductor device according to a second embodiment of this invention will be described. In the semiconductor device according to the first embodiment, the Vccpower supply layer 30 is formed throughout an entire surface of theSi substrate 10. On the other hand, in the semiconductor device according to the second embodiment, a Vccpower supply layer 30 is separated into sections corresponding to a plurality of predetermined circuit blocks. Similar parts equivalent in functions to those inFIG. 3A are designated by like reference numerals and description thereof will be omitted. - Referring to
FIG. 6 , an insulatinglayer 20 is provided with an electrode E1 connected to the Vccpower supply layer 30 and an electrode E2 connected to theGND layer 50. The electrode E1 is connected via awire 21 to a source electrode SE1 of a P-channel MOS transistor PTr and a cathode electrode CE of a diode Di. The electrode E2 is connected via thewire 21 to a source electrode SE2 of an N-channel MOS transistor NTr and an anode electrode AE (not shown) of a diode Di of a next block. - Referring to
FIGS. 7A to 7E , description will be made of a process of producing the semiconductor device illustrated inFIG. 6 . At first referring toFIG. 7A , the electrodes AE, CE, SE1, GE1, DE1, SE2, GE2, DE2, E1, and E2 and thewire 21 are formed on theSi substrate 10 by patterning using a metal such as Al. By spin coating, sputtering, CVD, or the like, SiO2 is deposited to form the insulatinglayer 20. - After the insulating
layer 20 is formed,openings 70 for connecting the electrodes E1 and E2 to the Vccpower supply layer 30 are formed in the insulatinglayer 20 by etching, as illustrated inFIG. 7B . - Next referring to
FIG. 7C , a metal such as Al is deposited by sputtering, CVD, or the like in theopenings 70 and on a surface of the insulatinglayer 20 exceptelectrode isolating regions 26 to form the VCCpower supply layer 30 having separated regions. - After the Vcc
power supply layer 30 is formed, a high dielectric constant material is deposited on the Vccpower supply layer 30 by spin coating, sputtering, CVD, or the like to form a high dielectricconstant layer 40 as illustrated inFIG. 7D . After the high dielectricconstant layer 40 is formed, anopening 80 for connecting the electrode E2 and thepower supply layer 30 to theGND layer 50 is formed. - Thereafter, in the
opening 80 and on a surface of the high dielectricconstant layer 40, a metal such as Al is deposited by sputtering, CVD, or the like to form theGND layer 50. Thus, the electrode E2 and the Vccpower supply layer 30 are connected to theGND layer 50 to produce the semiconductor device illustrated inFIG. 6 . - Referring to
FIG. 8 , a semiconductor device according to a third embodiment of this invention will be described. In the semiconductor device according to the first embodiment, the bypass capacitor is formed on one surface of theSi substrate 10 on which the semiconductor elements are formed. On the other hand, in the semiconductor device according to the third embodiment, a bypass capacitor is formed on the other surface of theSi substrate 10 opposite to the one surface on which the semiconductor elements are formed. The one surface provided with the semiconductor elements and the other surface without the semiconductor elements may be referred to as a first surface and a second surface, respectively. - In
FIG. 8 , similar parts equivalent in function to those inFIG. 3A are designated by like reference numerals and description thereof will be omitted. In the figure, theSi substrate 10 has a first surface provided with semiconductor elements and a second surface opposite to the first surface and provided with a bypass capacitor comprising a Vccpower supply layer 30, a high dielectricconstant layer 40, and aGND layer 50. - An insulating
layer 20 is provided with an electrode E10 for connecting theGND layer 50 and a cathode electrode CE, an electrode E11 for connecting the Vccpower supply layer 30 and an anode electride AE, an electrode E12 for connecting the Vccpower supply layer 30 and a source electrode SE1, and an electrode E13 for connecting theGND layer 50 and a source electrode SE2. The electrodes E10, E11, E12, and E13 are connected viawires 21 to the cathode electrode CE, the anode electrode AE, the source electrode SE1, and the source electrode SE2, respectively. - The
Si substrate 10 is provided withcontact holes 10 a to 10 d subjected to insulation processing. TheGND layer 50 and the electrode E10 are connected to each other via awire 11 a formed in thecontact hole 10 a. The Vccpower supply layer 30 and the electrode E11 are connected to each other via awire 11 b formed in thecontact hole 10 b. The Vccpower supply layer 30 and the electrode E12 are connected to each other via awire 11 c formed in thecontact hole 10 c. TheGND layer 50 and the electrode E13 are connected to each other via awire 11 d formed in thecontact hole 10 d. - Referring to
FIGS. 7A to 7C , a semiconductor device according to a fourth embodiment of this invention will be described. In the semiconductor device according to each of the first through the third embodiments, the bypass capacitor is formed by laminating a plurality of layers on theSi substrate 10. On the other hand, in the semiconductor device according to the fourth embodiment, a bypass capacitor has a sheet-like module structure. In the figures, similar parts equivalent in function to those inFIG. 3A are designated by like reference numerals and description thereof will be omitted. - Referring to
FIGS. 7A to 7C , a bypass capacitor having a module structure is illustrated as abypass capacitor sheet 100. Thebypass capacitor sheet 100 is smaller in area than anSi substrate 10. Thebypass capacitor sheet 100 comprises a Vccpower supply layer 30, a high dielectricconstant layer 40, and aGND layer 50. The Vccpower supply layer 30 is greater in area than the high dielectricconstant layer 40 and theGND layer 50 and is exposed at its periphery. - At the periphery of the Vcc
power supply layer 30, a plurality ofpads 31 are formed. TheGND layer 50 is provided with a plurality ofpads 51 formed on its surface. TheSi substrate 10 is provided with a plurality ofVcc pads 25 a and a plurality ofGND pads 25 b formed at its periphery. TheVcc pads 25 a are electrically connected (not shown) to the electrode E30 and theGND pads 25 b are connected (not shown) to an electrode E31. - In case where the
bypass capacitor sheet 100 is mounted on theSi substrate 10, thepads 31 of the Vccpower supply layer 30 and theVcc pads 25 a of theSi substrate 10 are connected by bondingwires 110. Similarly, thepads 51 of theGND layer 50 and theGND pads 25 b of theSi substrate 10 are connected by bondingwires 110. - According to the fourth embodiment, the bypass capacitor has a sheet-like module structure. Therefore, a production process of the semiconductor device can be simplified and the semiconductor device can be reduced in weight.
- Referring to
FIGS. 10A and 10B , a semiconductor device according to a fifth embodiment will be described. In the fourth embodiment, the bypass capacitor sheet is connected to the Si substrate by the bonding wires. On the other hand, in the fifth embodiment, a bypass capacitor sheet is connected to an Si substrate by solder balls. - In
FIGS. 10A and 10B , similar parts equivalent in function to those inFIGS. 9A to 9C are designated by like reference numerals and description thereof will be omitted. - Referring to
FIGS. 10A and 10B , a bypass capacitor having a module structure is illustrated as abypass capacitor sheet 200. Thebypass capacitor sheet 200 has an area substantially equal to that of anSi substrate 10. Thebypass capacitor sheet 200 comprises a Vccpower supply layer 30, a high dielectricconstant layer 40, and aGND layer 50. Under the Vccpower supply layer 30, a plurality ofsolder balls 202 are arranged. TheGND layer 50 is provided with a plurality ofpads 201 extending downward. Thepads 201 are connected to thesolder balls 202. - The
Si substrate 10 is provided with a plurality ofVcc pads 25 a and a plurality ofGND pads 25 b. TheVcc pads 25 a are connected (not shown) to an electrode E30 and theGND pads 25 b are connected (not shown) to an electrode E31. - In case where the
bypass capacitor sheet 200 is mounted on theSi substrate 10, thesolder balls 202 of thebypass capacitor sheet 200 are connected by reflowing to theVcc pads 25 a and theGND pads 25 b of theSi substrate 10. Herein, thesolder balls 202 are formed on thebypass capacitor sheet 200. Alternatively, the solder balls may be formed on theVcc pads 25 a and theGND pads 25 b of theSi substrate 10. - The semiconductor device and the bypass capacitor module according to this invention are applicable to various kinds of semiconductor devices, such as an IC, an LSI, and a VLSI.
- Although this invention has been described in conjunction with the several exemplary embodiments thereof, this invention is not limited to the foregoing embodiments but may be modified in various other manners within the scope of the appended claims.
Claims (16)
1. A semiconductor device including a substrate having a first surface and a second surface opposite to the first surface, a semiconductor element formed on the first surface of the substrate, and a bypass capacitor formed on one of the first and the second surfaces of the substrate, the bypass capacitor comprising a power supply layer and a ground layer which serve to supply a power supply voltage to the semiconductor element, and a high dielectric constant layer sandwiched between the power supply layer and the ground layer.
2. The semiconductor device according to claim 1 , wherein the bypass capacitor is formed on the first surface of the substrate.
3. The semiconductor device according to claim 1 , wherein the bypass capacitor is formed on the second surface of the substrate.
4. The semiconductor device according to claim 1 , wherein the power supply layer is separated into a plurality of sections corresponding to a plurality of circuit blocks, respectively.
5. The semiconductor device according to claim 1 , wherein the semiconductor element is a P-channel MOS transistor having a source electrode connected to the power supply layer and a drain electrode connected to the ground layer.
6. The semiconductor device according to claim 1 , wherein the semiconductor element is an N-channel MOS transistor having a drain electrode connected to the power supply layer and a source electrode connected to the ground layer.
7. The semiconductor device according to claim 1 , wherein the semiconductor element is a CMOS transistor comprising a P-channel MOS transistor and an N-channel MOS transistor, the P-channel MOS transistor having a source electrode connected to the power supply layer, the N-channel MOS transistor having a source electrode connected to the ground layer.
8. The semiconductor device according to claim 1 , wherein the semiconductor element is a diode having an anode electrode connected to one of the power supply layer and the ground layer and a cathode electrode connected to the other of the power supply layer and the ground layer.
9. The semiconductor device according to claim 1 , wherein the bypass capacitor has a module structure.
10. The semiconductor device according to claim 9 , wherein the power supply layer and the ground layer of the bypass capacitor are connected to the substrate via bonding wires.
11. The semiconductor device according to claim 9 , wherein the power supply layer and the ground layer of the bypass capacitor are connected to the substrate via solder balls.
12. A bypass capacitor module to be mounted on a substrate of a semiconductor device, the bypass capacitor module comprising:
a power supply layer and a ground layer which serve to supply a power supply voltage to a semiconductor element formed on the substrate; and
a high dielectric constant layer sandwiched between the power supply layer and the ground layer.
13. The bypass capacitor module according to claim 12 , wherein the bypass capacitor module has a sheet-like structure.
14. The bypass capacitor module according to claim 12 , wherein the power supply layer and the ground layer are connected to the substrate via bonding wires.
15. The bypass capacitor module according to claim 12 , wherein the power supply layer and the ground layer are connected to the substrate via solder balls.
16. A semiconductor device including a substrate having a first surface and a second surface opposite to the first surface, a semiconductor element formed on the first surface of the substrate, and a bypass capacitor which is internally formed between a power supply layer and a ground layer.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/077,177 US20090230446A1 (en) | 2008-03-17 | 2008-03-17 | Semiconductor device and bypass capacitor module |
US13/135,434 US8299518B2 (en) | 2008-03-17 | 2011-07-05 | Semiconductor device and bypass capacitor module |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/077,177 US20090230446A1 (en) | 2008-03-17 | 2008-03-17 | Semiconductor device and bypass capacitor module |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/135,434 Division US8299518B2 (en) | 2008-03-17 | 2011-07-05 | Semiconductor device and bypass capacitor module |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090230446A1 true US20090230446A1 (en) | 2009-09-17 |
Family
ID=41062067
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/077,177 Abandoned US20090230446A1 (en) | 2008-03-17 | 2008-03-17 | Semiconductor device and bypass capacitor module |
US13/135,434 Active US8299518B2 (en) | 2008-03-17 | 2011-07-05 | Semiconductor device and bypass capacitor module |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/135,434 Active US8299518B2 (en) | 2008-03-17 | 2011-07-05 | Semiconductor device and bypass capacitor module |
Country Status (1)
Country | Link |
---|---|
US (2) | US20090230446A1 (en) |
Families Citing this family (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9224496B2 (en) | 2010-08-11 | 2015-12-29 | Shine C. Chung | Circuit and system of aggregated area anti-fuse in CMOS processes |
US10923204B2 (en) | 2010-08-20 | 2021-02-16 | Attopsemi Technology Co., Ltd | Fully testible OTP memory |
US9711237B2 (en) | 2010-08-20 | 2017-07-18 | Attopsemi Technology Co., Ltd. | Method and structure for reliable electrical fuse programming |
US9431127B2 (en) | 2010-08-20 | 2016-08-30 | Shine C. Chung | Circuit and system of using junction diode as program selector for metal fuses for one-time programmable devices |
US8854859B2 (en) | 2010-08-20 | 2014-10-07 | Shine C. Chung | Programmably reversible resistive device cells using CMOS logic processes |
US10249379B2 (en) | 2010-08-20 | 2019-04-02 | Attopsemi Technology Co., Ltd | One-time programmable devices having program selector for electrical fuses with extended area |
US9025357B2 (en) | 2010-08-20 | 2015-05-05 | Shine C. Chung | Programmable resistive memory unit with data and reference cells |
US9042153B2 (en) | 2010-08-20 | 2015-05-26 | Shine C. Chung | Programmable resistive memory unit with multiple cells to improve yield and reliability |
US8804398B2 (en) | 2010-08-20 | 2014-08-12 | Shine C. Chung | Reversible resistive memory using diodes formed in CMOS processes as program selectors |
US8488359B2 (en) | 2010-08-20 | 2013-07-16 | Shine C. Chung | Circuit and system of using junction diode as program selector for one-time programmable devices |
US9818478B2 (en) | 2012-12-07 | 2017-11-14 | Attopsemi Technology Co., Ltd | Programmable resistive device and memory using diode as selector |
US10229746B2 (en) | 2010-08-20 | 2019-03-12 | Attopsemi Technology Co., Ltd | OTP memory with high data security |
US9496033B2 (en) | 2010-08-20 | 2016-11-15 | Attopsemi Technology Co., Ltd | Method and system of programmable resistive devices with read capability using a low supply voltage |
US9019742B2 (en) | 2010-08-20 | 2015-04-28 | Shine C. Chung | Multiple-state one-time programmable (OTP) memory to function as multi-time programmable (MTP) memory |
US9236141B2 (en) | 2010-08-20 | 2016-01-12 | Shine C. Chung | Circuit and system of using junction diode of MOS as program selector for programmable resistive devices |
US8830720B2 (en) | 2010-08-20 | 2014-09-09 | Shine C. Chung | Circuit and system of using junction diode as program selector and MOS as read selector for one-time programmable devices |
US9070437B2 (en) | 2010-08-20 | 2015-06-30 | Shine C. Chung | Circuit and system of using junction diode as program selector for one-time programmable devices with heat sink |
US10916317B2 (en) | 2010-08-20 | 2021-02-09 | Attopsemi Technology Co., Ltd | Programmable resistance memory on thin film transistor technology |
US9460807B2 (en) | 2010-08-20 | 2016-10-04 | Shine C. Chung | One-time programmable memory devices using FinFET technology |
US9824768B2 (en) | 2015-03-22 | 2017-11-21 | Attopsemi Technology Co., Ltd | Integrated OTP memory for providing MTP memory |
US9251893B2 (en) | 2010-08-20 | 2016-02-02 | Shine C. Chung | Multiple-bit programmable resistive memory using diode as program selector |
US8913449B2 (en) | 2012-03-11 | 2014-12-16 | Shine C. Chung | System and method of in-system repairs or configurations for memories |
US8988965B2 (en) | 2010-11-03 | 2015-03-24 | Shine C. Chung | Low-pin-count non-volatile memory interface |
US9019791B2 (en) | 2010-11-03 | 2015-04-28 | Shine C. Chung | Low-pin-count non-volatile memory interface for 3D IC |
US9076513B2 (en) | 2010-11-03 | 2015-07-07 | Shine C. Chung | Low-pin-count non-volatile memory interface with soft programming capability |
TWI478168B (en) | 2010-12-08 | 2015-03-21 | Chien Shine Chung | Anti-fuse cell and electronics system |
US8848423B2 (en) | 2011-02-14 | 2014-09-30 | Shine C. Chung | Circuit and system of using FinFET for building programmable resistive devices |
US10586832B2 (en) | 2011-02-14 | 2020-03-10 | Attopsemi Technology Co., Ltd | One-time programmable devices using gate-all-around structures |
US10192615B2 (en) | 2011-02-14 | 2019-01-29 | Attopsemi Technology Co., Ltd | One-time programmable devices having a semiconductor fin structure with a divided active region |
US9324849B2 (en) | 2011-11-15 | 2016-04-26 | Shine C. Chung | Structures and techniques for using semiconductor body to construct SCR, DIAC, or TRIAC |
US8912576B2 (en) | 2011-11-15 | 2014-12-16 | Shine C. Chung | Structures and techniques for using semiconductor body to construct bipolar junction transistors |
US9136261B2 (en) | 2011-11-15 | 2015-09-15 | Shine C. Chung | Structures and techniques for using mesh-structure diodes for electro-static discharge (ESD) protection |
US8861249B2 (en) | 2012-02-06 | 2014-10-14 | Shine C. Chung | Circuit and system of a low density one-time programmable memory |
US8917533B2 (en) | 2012-02-06 | 2014-12-23 | Shine C. Chung | Circuit and system for testing a one-time programmable (OTP) memory |
US9007804B2 (en) | 2012-02-06 | 2015-04-14 | Shine C. Chung | Circuit and system of protective mechanisms for programmable resistive memories |
US9076526B2 (en) | 2012-09-10 | 2015-07-07 | Shine C. Chung | OTP memories functioning as an MTP memory |
US9183897B2 (en) | 2012-09-30 | 2015-11-10 | Shine C. Chung | Circuits and methods of a self-timed high speed SRAM |
US9324447B2 (en) | 2012-11-20 | 2016-04-26 | Shine C. Chung | Circuit and system for concurrently programming multiple bits of OTP memory devices |
US9412473B2 (en) | 2014-06-16 | 2016-08-09 | Shine C. Chung | System and method of a novel redundancy scheme for OTP |
JP2016162904A (en) * | 2015-03-03 | 2016-09-05 | ルネサスエレクトロニクス株式会社 | Semiconductor device manufacturing method |
US10726914B2 (en) | 2017-04-14 | 2020-07-28 | Attopsemi Technology Co. Ltd | Programmable resistive memories with low power read operation and novel sensing scheme |
US11062786B2 (en) | 2017-04-14 | 2021-07-13 | Attopsemi Technology Co., Ltd | One-time programmable memories with low power read operation and novel sensing scheme |
US10535413B2 (en) | 2017-04-14 | 2020-01-14 | Attopsemi Technology Co., Ltd | Low power read operation for programmable resistive memories |
US11615859B2 (en) | 2017-04-14 | 2023-03-28 | Attopsemi Technology Co., Ltd | One-time programmable memories with ultra-low power read operation and novel sensing scheme |
US10770160B2 (en) | 2017-11-30 | 2020-09-08 | Attopsemi Technology Co., Ltd | Programmable resistive memory formed by bit slices from a standard cell library |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5745335A (en) * | 1996-06-27 | 1998-04-28 | Gennum Corporation | Multi-layer film capacitor structures and method |
US5811868A (en) * | 1996-12-20 | 1998-09-22 | International Business Machines Corp. | Integrated high-performance decoupling capacitor |
US6147857A (en) * | 1997-10-07 | 2000-11-14 | E. R. W. | Optional on chip power supply bypass capacitor |
US6362523B1 (en) * | 1999-08-23 | 2002-03-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US6411494B1 (en) * | 2000-04-06 | 2002-06-25 | Gennum Corporation | Distributed capacitor |
US6524905B2 (en) * | 2000-07-14 | 2003-02-25 | Nec Corporation | Semiconductor device, and thin film capacitor |
US6549396B2 (en) * | 2001-04-19 | 2003-04-15 | Gennum Corporation | Multiple terminal capacitor structure |
US20040165669A1 (en) * | 2003-02-21 | 2004-08-26 | Kanji Otsuka | Signal transmission apparatus and interconnection structure |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02202051A (en) | 1989-01-31 | 1990-08-10 | Mitsubishi Electric Corp | Semiconductor device |
JPH0322470A (en) | 1989-06-19 | 1991-01-30 | Nec Ic Microcomput Syst Ltd | Semiconductor integrated circuit |
JP3139783B2 (en) | 1991-08-22 | 2001-03-05 | 株式会社東芝 | Semiconductor integrated circuit device |
JPH05299584A (en) | 1992-02-21 | 1993-11-12 | Toshiba Corp | Thin film capacitor element and semiconductor memory device |
US6353540B1 (en) * | 1995-01-10 | 2002-03-05 | Hitachi, Ltd. | Low-EMI electronic apparatus, low-EMI circuit board, and method of manufacturing the low-EMI circuit board. |
JP3570180B2 (en) | 1997-11-20 | 2004-09-29 | セイコーエプソン株式会社 | Semiconductor integrated device |
JP5124839B2 (en) * | 2005-09-28 | 2013-01-23 | 株式会社リキッド・デザイン・システムズ | Semiconductor device |
-
2008
- 2008-03-17 US US12/077,177 patent/US20090230446A1/en not_active Abandoned
-
2011
- 2011-07-05 US US13/135,434 patent/US8299518B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5745335A (en) * | 1996-06-27 | 1998-04-28 | Gennum Corporation | Multi-layer film capacitor structures and method |
US5811868A (en) * | 1996-12-20 | 1998-09-22 | International Business Machines Corp. | Integrated high-performance decoupling capacitor |
US6147857A (en) * | 1997-10-07 | 2000-11-14 | E. R. W. | Optional on chip power supply bypass capacitor |
US6362523B1 (en) * | 1999-08-23 | 2002-03-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US6411494B1 (en) * | 2000-04-06 | 2002-06-25 | Gennum Corporation | Distributed capacitor |
US6524905B2 (en) * | 2000-07-14 | 2003-02-25 | Nec Corporation | Semiconductor device, and thin film capacitor |
US6549396B2 (en) * | 2001-04-19 | 2003-04-15 | Gennum Corporation | Multiple terminal capacitor structure |
US20040165669A1 (en) * | 2003-02-21 | 2004-08-26 | Kanji Otsuka | Signal transmission apparatus and interconnection structure |
Also Published As
Publication number | Publication date |
---|---|
US20110260289A1 (en) | 2011-10-27 |
US8299518B2 (en) | 2012-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8299518B2 (en) | Semiconductor device and bypass capacitor module | |
US7456447B2 (en) | Semiconductor integrated circuit device | |
EP2741326B1 (en) | Shielding silicon from external RF interference | |
US7247918B2 (en) | MOS capacitor type semiconductor device and crystal oscillation device using the same | |
US20020113287A1 (en) | Semiconductor integrated circuit device with capacitor formed under bonding pad | |
JP5124839B2 (en) | Semiconductor device | |
US7417277B2 (en) | Semiconductor integrated circuit and method of manufacturing the same | |
US7355265B2 (en) | Semiconductor integrated circuit | |
US6541840B1 (en) | On-chip capacitor | |
US7239005B2 (en) | Semiconductor device with bypass capacitor | |
US6285052B1 (en) | Integrated capacitor | |
US7288826B2 (en) | Semiconductor integrated circuit device | |
US7015588B2 (en) | Semiconductor device | |
US20030001224A1 (en) | Semiconductor device having isolating region for suppressing electrical noise | |
US20100123245A1 (en) | Semiconductor integrated circuit devices and display apparatus including the same | |
JP5339484B2 (en) | Semiconductor device and bypass capacitor module | |
US7759740B1 (en) | Deep well regions for routing body-bias voltage to mosfets in surface well regions having separation wells of p-type between the segmented deep n wells | |
JP5372578B2 (en) | Semiconductor device | |
WO2000035004A1 (en) | Integrated circuit | |
US20120049260A1 (en) | Method for forming capacitor and semiconductor device using the same | |
KR20060017469A (en) | Mis capacitor amd production method of mis capacitor | |
US20110233632A1 (en) | Semiconductor seal-ring structure and the manufacturing method thereof | |
US8357990B2 (en) | Semiconductor device | |
JP4787554B2 (en) | I / O circuit device | |
US20060197127A1 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TECHNOLOGY ALLIANCE GROUP, INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OYAMADA, SEISEI;REEL/FRAME:020712/0289 Effective date: 20080310 |
|
AS | Assignment |
Owner name: VINTASYS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TECHNOLOGY ALLIANCE GROUP, INC.;REEL/FRAME:021620/0051 Effective date: 20080929 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |