US20090296481A1 - Eeproms using carbon nanotubes for cell storage - Google Patents
Eeproms using carbon nanotubes for cell storage Download PDFInfo
- Publication number
- US20090296481A1 US20090296481A1 US12/435,819 US43581909A US2009296481A1 US 20090296481 A1 US20090296481 A1 US 20090296481A1 US 43581909 A US43581909 A US 43581909A US 2009296481 A1 US2009296481 A1 US 2009296481A1
- Authority
- US
- United States
- Prior art keywords
- cell
- storage
- eeprom
- state
- cnt
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 title claims abstract description 15
- 239000002041 carbon nanotube Substances 0.000 title claims abstract description 14
- 229910021393 carbon nanotube Inorganic materials 0.000 title claims abstract description 14
- 210000004027 cell Anatomy 0.000 claims abstract description 90
- 230000015654 memory Effects 0.000 claims abstract description 36
- 210000000352 storage cell Anatomy 0.000 claims abstract description 16
- 230000014759 maintenance of location Effects 0.000 claims abstract description 5
- 239000002071 nanotube Substances 0.000 claims description 12
- 239000004744 fabric Substances 0.000 claims description 9
- 239000002109 single walled nanotube Substances 0.000 claims description 2
- 238000007667 floating Methods 0.000 description 19
- 238000000034 method Methods 0.000 description 16
- 230000015556 catabolic process Effects 0.000 description 8
- 238000006731 degradation reaction Methods 0.000 description 8
- 238000009792 diffusion process Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 6
- 230000007246 mechanism Effects 0.000 description 5
- 238000012546 transfer Methods 0.000 description 5
- 230000007704 transition Effects 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 4
- 239000002238 carbon nanotube film Substances 0.000 description 4
- 239000010410 layer Substances 0.000 description 4
- 230000005291 magnetic effect Effects 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000005055 memory storage Effects 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000003491 array Methods 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 230000001351 cycling effect Effects 0.000 description 2
- 230000005294 ferromagnetic effect Effects 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 239000002059 nanofabric Substances 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 238000012795 verification Methods 0.000 description 2
- BUGBHKTXTAQXES-UHFFFAOYSA-N Selenium Chemical compound [Se] BUGBHKTXTAQXES-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000006056 electrooxidation reaction Methods 0.000 description 1
- 239000003302 ferromagnetic material Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000002784 hot electron Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 230000005415 magnetization Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052711 selenium Inorganic materials 0.000 description 1
- 239000011669 selenium Substances 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000002887 superconductor Substances 0.000 description 1
- 229910052714 tellurium Inorganic materials 0.000 description 1
- PORWMNRCUJJQNO-UHFFFAOYSA-N tellurium atom Chemical compound [Te] PORWMNRCUJJQNO-UHFFFAOYSA-N 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 229910002070 thin film alloy Inorganic materials 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/02—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using elements whose operation depends upon chemical change
- G11C13/025—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using elements whose operation depends upon chemical change using fullerenes, e.g. C60, or nanotubes, e.g. carbon or silicon nanotubes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C23/00—Digital stores characterised by movement of mechanical parts to effect storage, e.g. using balls; Storage elements therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/481—Insulated gate field-effect transistors [IGFETs] characterised by the gate conductors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0416—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and no select transistor, e.g. UV EPROM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/10—Resistive cells; Technology aspects
- G11C2213/17—Memory cell being a nanowire transistor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/79—Array wherein the access device being a transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/20—Carbon compounds, e.g. carbon nanotubes or fullerenes
- H10K85/221—Carbon nanotubes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/60—Organic compounds having low molecular weight
- H10K85/615—Polycyclic condensed aromatic hydrocarbons, e.g. anthracene
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/734—Fullerenes, i.e. graphene-based structures, such as nanohorns, nanococoons, nanoscrolls or fullerene-like structures, e.g. WS2 or MoS2 chalcogenide nanotubes, planar C3N4, etc.
- Y10S977/742—Carbon nanotubes, CNTs
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/902—Specified use of nanostructure
- Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application
- Y10S977/943—Information storage or retrieval using nanostructure
Definitions
- Non-volatile Electromechanical Field Effect Transistors and Methods of Forming Same (U.S. patent application Ser. No. 10/864,186), filed on Jun. 9, 2004;
- the present invention relates generally to electronically erasable programmable read only memory (EEPROMS) and more specifically to bi-stable non-volatile electromechanical carbon-nanotube based EEPROMS.
- EEPROMS electronically erasable programmable read only memory
- ROM Read Only Memory
- PROM Programmable Read only Memory
- EPROM Electrically Programmable Memory
- EEPROM Electrically Erasable Programmable Read Only Memory
- DRAM Dynamic Random Access Memory
- SRAM Static Random Access Memory
- ROM is relatively low cost but cannot be rewritten.
- PROM can be electrically programmed but with only a single write cycle.
- EPROM Electrically-erasable programmable read-only memories
- EEPROM or “Flash”
- ROM, PROM, EPROM and EEPROM are all non-volatile, meaning that if power to the memory is interrupted the memory will retain the information stored in the memory cells.
- BIOS basic input-output system
- BIOS basic input-output system
- the size of the BIOS is typically minimized in design because of the high cost of flash memory.
- An EEPROM floating gate cell uses the presence or absence of electrons on a floating gate between the control gate and a FET channel to modulate the FET threshold voltage of a double polysilicon gate FET non-volatile storage device.
- Non-volatile memory storage in products such as EEPROMs depends on significant charge transfer through the gate oxide of a storage device to and from a floating poly gate structure.
- Very high electric fields >10 MV/cm for gate oxides
- high program/erase voltages in the range of 10 to 20 volts, for example, are required in the thin oxide structures of non-volatile storage devices to achieve charge transfer when cycling EEPROM storage devices between logical “1” and “0” states.
- electric fields used in FET devices for volatile memory and logic operation are typically 5 MV/cm, corresponding to operating voltages of 5 volts or less.
- Trapping of electrons (and holes) in the gate oxide inhibits further tunneling injection and causes degradation in erase and program signal margins (difference between signals corresponding to “1” and “0” logic states) with cycling during memory operation, limits endurance, and slows performance [Ashok K. Sharma, “Semiconductor Memories, Technology, Testing, and Reliability”, IEEE Press, 1996, pp. 275-313; pp. 116-120]. Also, the charge transfer mechanism limits programming (write) and erase times to a very slow 10 us to 1 ms range.
- Endurance limits refer to the number of times bits may be cycled between “1” and “0” logic states. Assuming that oxide rupture (shorting) due to high voltage is avoided, gate oxide charge-up reduces the difference in amplitude between “1” and “0” logic states until sensing becomes unpredictable. The number of cycles is typically in the 10,000 to 100,000 range, with some products achieving up to 1 million cycles.
- Data retention degradation implies a loss of stored charge on the floating gate with time due to oxide damage resulting from a combination of high voltage and charge flow through the gate dielectric.
- Prevention of slow leaky bits requires oxides of high integrity, and product testing after a specified number of endurance cycles prior to product shipment.
- Reading the logical state of the memory requires determining the state of an EEPROM storage device, and does not require gate oxide conduction. Hence, read times may be in the range of 1 to 50 ns, for example. However, trap-up phenomena may change the threshold voltage of the FET, resulting in decreased cell current, and corresponding read time degradation (increase).
- the program (write) and erase mechanisms are inherently slow, typically in the 10 us to 1 ms range. Program and erase times degrade with time because of oxide degradation due to trap-up phenomena due to multiple write-verification cycles, such trapped charge alters the electrical characteristics of the FET channel region, reducing the signal difference between “1” and “0” logic states. This degradation results in multiple write-verification cycles to store information in some bit locations and corresponding performance degradation.
- EEPROM products are required to operate from a single 5 volts (or lower) power supply source. Accordingly, high voltages in the 10 to 20 volt range must be generated by on-chip voltage generators and applied to array regions. These high voltage requirements stress non-EEPROM devices as well causing a higher failure rate in the supporting CMOS circuits. In addition, such high voltage requirements make it too difficult to embed EEPROM arrays in typical CMOS logic chips.
- MRAM magnetic RAM
- FRAM ferromagnetic RAM
- MRAM utilizes the orientation of magnetization or a ferromagnetic region to generate a nonvolatile memory cell.
- MRAM utilizes a magnetoresistive memory element involving the anisotropic magnetoresistance or giant magnetoresistance of ferromagnetic materials yielding nonvolatility. Both of these types of memory cells have relatively high resistance and low-density.
- a different memory cell based upon magnetic tunnel junctions has also been examined but has not led to large-scale commercialized MRAM devices.
- FRAM uses a circuit architecture similar to DRAM but which uses a thin film ferroelectric capacitor. This capacitor is purported to retain its electrical polarization after an externally applied electric field is removed yielding a nonvolatile memory.
- FRAM suffers from a large memory cell size, and it is difficult to manufacture as a large-scale integrated component. See U.S. Pat. Nos. 4,853,893; 4,888,630; 5,198,994, 6,048,740; and 6,044,008.
- phase change memory Another technology having non-volatile memory is phase change memory.
- This technology stores information via a structural phase change in thin-film alloys incorporating elements such as selenium or tellurium. These alloys are purported to remain stable in both crystalline and amorphous states allowing the formation of a bi-stable switch. While the nonvolatility condition is met, this technology appears to suffer from slow operations, difficulty of manufacture and poor reliability and has not reached a state of commercialization. See U.S. Pat. Nos. 3,448,302; 4,845,533; and 4,876,667.
- Wire crossbar memory has also been proposed. See U.S. Pat. Nos. 6,128,214; 6,159,620; and 6,198,655. These memory proposals envision molecules as bi-stable switches. Two wires (either a metal or semiconducting type) have a layer of molecules or molecule compounds sandwiched in between. Chemical assembly and electrochemical oxidation or reduction are used to generate an “on” or “off” state. This form of memory requires highly specialized wire junctions and may not retain non-volatility owing to the inherent instability found in redox processes.
- nanoscopic wires such as single-walled carbon nanotubes (CNTs)
- CNTs single-walled carbon nanotubes
- Electrical signals are written to one or both wires to cause them to physically attract or repel relative to one another.
- Each physical state i.e., attracted or repelled wires
- Repelled wires are an open circuit junction. Attracted wires are a closed state forming a rectified junction. When electrical power is removed from the junction, the wires retain their physical (and thus electrical) state thereby forming a non-volatile memory cell.
- the invention provides EEPROMS Using Carbon Nanotubes for Cell Storage.
- an electrically erasable programmable read only memory (EEPROM) cell includes cell selection circuitry and a storage cell for storing the informational state of the cell.
- the storage cell is an electro-mechanical data retention cell in which the physical positional state of a storage cell element represents the informational state of the cell.
- the storage cell element is a carbon nanotube switching element.
- an electrically erasable programmable read only memory (EEPROM) cell includes cell selection circuitry and a storage cell for storing the informational state of the cell.
- the storage includes a nanotube switch and wherein the state of the nanotube switch represents the informational state of the cell.
- an electrically erasable programmable read only memory (EEPROM) cell includes cell selection circuitry and a storage cell for storing the informational state of the cell.
- the storage is writable with supply voltages used by said cell selection circuitry.
- an electrically erasable programmable read only memory (EEPROM) cell includes cell selection circuitry and a storage cell for storing the informational state of the cell.
- the storage is writable and readable via said selection circuitry with write times and read times being within an order of magnitude.
- the write times and read times are substantially the same.
- the storage has no charge storage or no charge trapping.
- FIG. 1 illustrates a CNT-EEPROM device according to one aspect of the invention
- FIG. 2 illustrates the device of FIG. 1 as the NV Store device, in series with a select transistor
- FIG. 3 illustrates a CNT-EEPROM array with four cells (Cell 0 -Cell 3 );
- FIG. 4 illustrates waveforms applied to operation of an embodiment of the invention
- FIGS. 5-8 illustrate diagrams of electrical characteristics selected cells according to certain aspects of the invention.
- FIG. 9 illustrates a CNT-NVRAM storage cell using two CNT-EEPROM cells according to certain aspects of the invention.
- Carbon nanotube fabric-based switches have been described in incorporated references and such description will not be repeated for the sake of brevity.
- the CNT-EEPROM device of preferred embodiments uses the presence or absence of an electromechanical connection between the control gate/CNT and a polysilicon gate to modulate the FET threshold voltage of a single polysilicon gate FET non-volatile storage device.
- the CNT connection is used to modulate device capacitance and is not in series with the FET channel for program (write) or read operations. Thus, cell performance is relatively independent of the CNT resistance value.
- a select device is used in series with the EEPROM or CNT-EEPROM non-volatile storage device. The structure and operation of the CNT-EEPROM device is described below.
- CNT-NVRAM cell that uses two CNT-EEPROM devices and two select devices per cell is described.
- Such a four device non-volatile cell can replace the more conventional flip flop with shadow EEPROM devices, typically a total of 10 to 12 devices per cell.
- FIG. 1 illustrates a CNT-EEPROM device of certain embodiments. It has internal device capacitive coupling.
- the voltage V G of gate G is determined by modulating the internal device capacitive network such that the control gate node (node N 1 (CG)) is in electrical contact with gate G via a CNT switch, or gate G is capacitively coupled to control gate CG by capacitor C CG-G .
- CNT switch is not in contact with gate G
- CNT switch is in contact with the insulator of release plate N 4 (RP).
- the capacitance network is modulated (activated) by controlling the presence or absence of an FET channel using a diffusion voltage applied to diffusion N 2 or N 3 . This modulation (activation, write) mechanism is well known and is described in the referenced applications.
- FIG. 2 illustrates the device of FIG. 1 referred to as the NV Store device, in series with a select transistor. If the CNT switch is programmed (in contact with floating gate G), the cell is in the “1” state. If the CNT switch is released (not in contact with floating gate G), the cell is in the “0” state.
- V G exceeds the V TH of the FET, current flows, and BL discharges. If CG is capacitively coupled to G, then V G is less than the V TH of the FET, no current flows, and BL is not discharged.
- control gate CG is electrically connected to floating gate G by a CNT switch.
- V TH of the FET is 0.8 volts and the control gate voltage is 1.5 volts
- the channel regions of the NV store and select transistors are both ON, and the precharged bit line BL is discharged to ground.
- the bit line precharge read voltage may be 0.5 to 1 volt, for example. If a released “0” state is stored, floating gate G is not electrically connected to control gate CG but is capacitively coupled instead.
- FIG. 7 further below illustrates the NV store device electrical characteristic in the write (programmed) “1” state, and the released (erased) “0” state.
- V CG control voltage
- V CG control voltage
- bit line BL will be discharged if the NV store device is programmed to a “1” state, but will not discharge the NV store device is released to a “0” state.
- the read operation is further illustrated in FIG. 8 .
- One mode of writing (programming) the NV Storage device of FIG. 2 using bit line BL requires the device to be in a released (erased) state, with the CNT switch in contact with the insulator of the release plate N 4 Therefore, one method of writing (write mode) is release-before-write.
- Select line (SL) voltage V SL 0 such that shared node N 2 is floating. Release is accomplished using a select scheme that releases individual array bits, or groups of bits, as described further below.
- bit line voltage is set at a small positive voltage in the range of 0.5 to 1.0 volts, for example, then there is no FET channel, capacitance C CH-SUB is in series with the capacitance C G -CH, gate G is not tightly coupled to ground, V CNT-WR-TH is not exceeded, and the NV Store device remains in the high FET V FET-TH released (erased) state.
- programming the NV store device to a “1” state occurs as follows.
- Word line WL (N 1 ) shown is connected to control gate CG & CNT, where a CNT switch is integrated in the control gate structure CG & CNT as described in the above references.
- Control voltage V CG applied to WL(N 1 ) transitions to 1.8 volts, for example, and the capacitance network capacitively couples floating gate voltage V G to 0.2 V CG .
- the voltage across the CNT switch is the difference between V CG applied to WL(N 1 ) and the voltage 0.2 V CG on floating gate G, or approximately 1.45 volts. If the CNT switch write (programming) threshold voltage V CNT-WR-TH is less than 1.45 volts, then the CNT will switch into contact with gate G, programming the NT store device to the “1” state. If the NV store device is to store a released (erased) “0” state, no switching is needed because of the release-before-write method.
- the electrical characteristics of the NT store device illustrate both the non-volatile programmed “1” state and the non-volatile released “0” state as shown in FIG. 7 .
- Programming and releasing the NV Store device is described further below with respect to FIGS. 4 , 5 , and 6 .
- the release-before-write mode described above is one operating mode. Other write modes that do not require release-before-write are described in the references.
- FIG. 3 illustrates a CNT-EEPROM array with four cells (Cell 0 -Cell 3 ).
- the array in FIG. 3 may store a unique bit (“1” or “0”) in each of the four cells connected to bit lines BL 0 , BL 1 , BL 2 , and BL 3 .
- Release lines RL 0 and RL 1 connect to corresponding release nodes
- word lines WL 0 and WL 1 connect to control gates
- SL 0 and SL 1 connect to select device gates.
- Word lines and select lines are substantially parallel, and are substantially orthogonal to release lines and bit lines.
- Each cell in the CNT-EEPROM array operates as described in FIG. 2 .
- FIG. 4 illustrates the waveforms applied to the release lines, word lines, bit lines, and the resulting gate voltage V G of the selected cell (Cell 0 in this example) during release from a “1” and a “0” stored state.
- the select line voltage V SL 0 and isolates the NT storage device from ground.
- the release voltage V RL is switched to V DDW .
- the voltage V DDW must exceed the release threshold voltage of the CNT switch V CNT-RL-TH in order to release (erase) the “1” state.
- the release threshold voltage may differ from the program (write) threshold voltage V CNT-WR-TH .
- V CNT-RL-TH maximum is less than 2.5 volts.
- V CNT-RL-TH must be greater than 1.8 volts, for example, as shown further below.
- FIG. 5A illustrates cell voltages at selected cells, 1 ⁇ 2 selected cells, and unselected cells in the array of FIG. 3 in which cell 0 is released, and cells 1 , 2 , and 3 are unchanged, and where common release line RL 1 is at V DD .
- FIG. 1 illustrates cell voltages at selected cells, 1 ⁇ 2 selected cells, and unselected cells in the array of FIG. 3 in which cell 0 is released, and cells 1 , 2 , and 3 are unchanged, and where common release line RL 1 is at V DD .
- the NV Store device is designed such that only cells with the full
- 5B illustrates a release operation in which cell 0 is released, and cells 1 , 2 , 3 , and 4 are unchanged, and where common release line RL 1 is at zero volts. Cells storing a “0” state do not have the CNT switch connected to gate G, so no switching takes place, and they remain in the released state.
- FIG. 6 illustrates writing (programming) from a released state to a “1” state, or remaining at a “0” state, controlled by bit line voltage V BL .
- V BL 0
- a “1” state is stored in the NV Store device.
- the capacitance network couples floating gate voltage V G to 0.2 ⁇ 1.8 ⁇ 0.4 volts.
- the write (programming) voltage across the CNT switch is therefore 1.4 volts.
- V CNT-WR-TH 0.9 to 1.2 volts, for example, then the CNT switch is programmed to the “1” state, in contact with floating gate G, with gate G voltage V G as shown in FIG. 6 .
- FIG. 7 illustrates an example of the FET I-V characteristic for a NV Store device in the written (programmed) “1” state and the released (erased) “0′ state.
- the FET threshold voltage V FET-TH is approximately equal to the voltage V CG where the I-V characteristic intersects the horizontal axis.
- the read voltage applied to V CG is selected to be greater than the V FET-TH for a programmed “1” state, that is, greater than 0.7 volts, and less than the V FET-TH voltage for a programmed “0” state, that is, less than 1.8 volts.
- bit line voltage V BL will droop if the NV Store device is programmed to the “1” state, but will remain at V DD if the NV Store device is programmed to the “0” state.
- FIG. 9 illustrates a CNT-NVRAM storage cell using two CNT-EEPROM cells, such that there are four transistors, two NV Store transistors and two select transistors.
- a typical CNT-NVRAM using a flip flop and shadow EEPROM devices on each node has a total of 8 to 12 transistors.
- the CNT-NVRAM cell stores the true and complement of each data bit.
- the cell illustrated in FIG. 9 stores true and complement data in transistors NV Store and NV Store-b.
- the NV RAM of FIG. 9 uses 1 WL, 1 SL, 1 ground, 1 RL, but 2 bit lines, BL and BL-b.
- the operation of the CNT-NVRAM cell is similar to the CNT-EEPROM cell operation.
- the advantage of the CNT-NVRAM over the CNT-EEPROM cell is that one of the bit line pairs will discharge, that is BL or BL-b will discharge. This cell can therefore be sensed using sensing techniques similar to those of SRAM cells.
- the performance will not be gated by CNT resistance because there is no CNT resistance in series with the write or read paths (CNTs modulate the internal device capacitance).
- Read time is expected to be similar to the read time of an SRAM cell.
- Write will be longer than for an SRAM cell because of the addition of the release-before-write requirement. However, the additional delay is for the first write operation.
- the release operation delay can be hidden by using an appropriate architecture. Also, write modes that not require release-before-write described in the above references eliminate the extra delay.
- CNT-EEPROMs uses electromechanical switching in the device to modulate an FET threshold voltage. This method of programming uses lower voltages and is faster than prior art EEPROM programming using hot electrons.
- CNT-EEPROM storage device can be used to build EEPROMs and NRAMs using CNT-on-Gate.
- the CNT-EEPROM device is used with a select device to form the basic cell.
- the cell can be programmed and erased faster and at lower voltages than conventional EEPROM cells.
- Preferred embodiments speed up write (program) and erase operation. They also reduce or eliminate endurance limitations, data retention degradation, read, program, and erase time degradation. They also reduce or eliminate the high program and erase voltage requirements, and enable embedded EEPROMs with CMOS logic circuits.
- Preferred embodiments eliminate the charge transfer storage mechanism to and from a floating gate embedded in a gate oxide, as is done in conventional EEPROM. More specifically, to replace the charge transfer storage mechanism to and from a polysilicon non-volatile storage gate, preferred embodiments use a non-volatile nanotube storage device.
- Non-volatile storage using a nanotube mechanical state enables EEPROMs that can program (write) and erase (release) at voltage levels of 5 volts and below. Also, such EEPROM operate such that read, write (program) and erase times are substantially the same, 1 to 50 ns, for example.
- supporting CMOS circuits can operate at standard CMOS voltage levels of 5 volts and below. Also, such EEPROM devices can be embedded in CMOS logic circuits.
Abstract
An electrically erasable programmable read only memory (EEPROM) cell includes cell selection circuitry and a storage cell for storing the informational state of the cell. The storage cell is an electro-mechanical data retention cell in which the physical positional state of a storage cell element represents the informational state of the cell. The storage cell element is a carbon nanotube switching element. The storage is writable with supply voltages used by said cell selection circuitry. The storage is writable and readable via said selection circuitry with write times and read times being within an order of magnitude. The write times and read times are substantially the same. The storage has no charge storage or no charge trapping.
Description
- This application is a continuation of and claims priority under 35 U.S.C. §120 to U.S. patent application Ser. No. 11/053,135, now U.S. Pat. No. 7,528,437, filed on Feb. 8, 2005, and entitled “EEPROMS USING CARBON NANOTUBES FOR CELL STORAGE,” which is related to and claims the benefit under 35 U.S.C. §119(e) of U.S. Provisional Patent Application No. 60/543,497, filed on Feb. 11, 2004, entitled “EEPROMS Using Carbon Nanotubes,” which is herein incorporated by reference in its entirety.
- This application is also related to and claims the benefit under 35 U.S.C. §120 to the following applications which are assigned to the assignee of this application, and are herein incorporated by reference in their entirety:
- “Non-volatile Electromechanical Field Effect Transistors and Methods of Forming Same” (U.S. patent application Ser. No. 10/864,186), filed on Jun. 9, 2004; and
- “Nanotube-on-Gate FET Structures and Applications” (U.S. patent application Ser. No. 10/811,373), filed on Mar. 26, 2004.
- 1. Technical Field
- The present invention relates generally to electronically erasable programmable read only memory (EEPROMS) and more specifically to bi-stable non-volatile electromechanical carbon-nanotube based EEPROMS.
- 2. Discussion of Related Art
- Currently, most memory storage devices utilize a wide variety of energy dissipating devices which employ the confinement of electric or magnetic fields within capacitors or inductors respectively. Examples of state of the art circuitry used in memory storage include FPGA, ASIC, CMOS, ROM, PROM, EPROM, EEPROM, DRAM, MRAM and FRAM, as well as dissipationless trapped magnetic flux in a superconductor and actual mechanical switches, such as relays.
- Important characteristics for a memory cell in electronic device are low cost, nonvolatility, high density, low power, and high speed. Conventional memory solutions include Read Only Memory (ROM), Programmable Read only Memory (PROM), Electrically Programmable Memory (EPROM), Electrically Erasable Programmable Read Only Memory (EEPROM), Dynamic Random Access Memory (DRAM) and Static Random Access Memory (SRAM).
- ROM is relatively low cost but cannot be rewritten. PROM can be electrically programmed but with only a single write cycle. EPROM (Electrically-erasable programmable read-only memories) has read cycles that are fast relative to ROM and PROM read cycles, but has relatively long erase times and reliability only over a few iterative read/write cycles. EEPROM (or “Flash”) is inexpensive, and has low power consumption but has long write cycles (ms) and low relative speed in comparison to DRAM or SRAM. Flash also has a finite number of read/write cycles leading to low long-term reliability. ROM, PROM, EPROM and EEPROM are all non-volatile, meaning that if power to the memory is interrupted the memory will retain the information stored in the memory cells.
- EEPROMS are widely used within the computer industry to store a BIOS (basic input-output system) for a computer, sensor, or processing device, allowing it to load data and system instructions from other storage media when the unit receives first power after being in a quiescent state. The size of the BIOS is typically minimized in design because of the high cost of flash memory.
- An EEPROM floating gate cell uses the presence or absence of electrons on a floating gate between the control gate and a FET channel to modulate the FET threshold voltage of a double polysilicon gate FET non-volatile storage device.
- Non-volatile memory storage in products such as EEPROMs depends on significant charge transfer through the gate oxide of a storage device to and from a floating poly gate structure. Very high electric fields (>10 MV/cm for gate oxides) corresponding to high program/erase voltages in the range of 10 to 20 volts, for example, are required in the thin oxide structures of non-volatile storage devices to achieve charge transfer when cycling EEPROM storage devices between logical “1” and “0” states. By way of comparison, electric fields used in FET devices for volatile memory and logic operation are typically 5 MV/cm, corresponding to operating voltages of 5 volts or less. Trapping of electrons (and holes) in the gate oxide, sometimes referred to as the trap-up phenomenon, inhibits further tunneling injection and causes degradation in erase and program signal margins (difference between signals corresponding to “1” and “0” logic states) with cycling during memory operation, limits endurance, and slows performance [Ashok K. Sharma, “Semiconductor Memories, Technology, Testing, and Reliability”, IEEE Press, 1996, pp. 275-313; pp. 116-120]. Also, the charge transfer mechanism limits programming (write) and erase times to a very slow 10 us to 1 ms range.
- Endurance limits refer to the number of times bits may be cycled between “1” and “0” logic states. Assuming that oxide rupture (shorting) due to high voltage is avoided, gate oxide charge-up reduces the difference in amplitude between “1” and “0” logic states until sensing becomes unpredictable. The number of cycles is typically in the 10,000 to 100,000 range, with some products achieving up to 1 million cycles.
- Data retention degradation implies a loss of stored charge on the floating gate with time due to oxide damage resulting from a combination of high voltage and charge flow through the gate dielectric. Prevention of slow leaky bits requires oxides of high integrity, and product testing after a specified number of endurance cycles prior to product shipment.
- Reading the logical state of the memory requires determining the state of an EEPROM storage device, and does not require gate oxide conduction. Hence, read times may be in the range of 1 to 50 ns, for example. However, trap-up phenomena may change the threshold voltage of the FET, resulting in decreased cell current, and corresponding read time degradation (increase).
- The program (write) and erase mechanisms are inherently slow, typically in the 10 us to 1 ms range. Program and erase times degrade with time because of oxide degradation due to trap-up phenomena due to multiple write-verification cycles, such trapped charge alters the electrical characteristics of the FET channel region, reducing the signal difference between “1” and “0” logic states. This degradation results in multiple write-verification cycles to store information in some bit locations and corresponding performance degradation.
- EEPROM products are required to operate from a single 5 volts (or lower) power supply source. Accordingly, high voltages in the 10 to 20 volt range must be generated by on-chip voltage generators and applied to array regions. These high voltage requirements stress non-EEPROM devices as well causing a higher failure rate in the supporting CMOS circuits. In addition, such high voltage requirements make it too difficult to embed EEPROM arrays in typical CMOS logic chips.
- Consequently, existing technologies are either non-volatile but are not randomly accessible and have low density, high cost, and limited ability to allow multiple writes with high reliability of the circuit's function, or they are volatile and complicate system design or have low density. Some emerging technologies have attempted to address these shortcomings.
- For example, magnetic RAM (MRAM) or ferromagnetic RAM (FRAM) utilizes the orientation of magnetization or a ferromagnetic region to generate a nonvolatile memory cell. MRAM utilizes a magnetoresistive memory element involving the anisotropic magnetoresistance or giant magnetoresistance of ferromagnetic materials yielding nonvolatility. Both of these types of memory cells have relatively high resistance and low-density. A different memory cell based upon magnetic tunnel junctions has also been examined but has not led to large-scale commercialized MRAM devices. FRAM uses a circuit architecture similar to DRAM but which uses a thin film ferroelectric capacitor. This capacitor is purported to retain its electrical polarization after an externally applied electric field is removed yielding a nonvolatile memory. FRAM suffers from a large memory cell size, and it is difficult to manufacture as a large-scale integrated component. See U.S. Pat. Nos. 4,853,893; 4,888,630; 5,198,994, 6,048,740; and 6,044,008.
- Another technology having non-volatile memory is phase change memory. This technology stores information via a structural phase change in thin-film alloys incorporating elements such as selenium or tellurium. These alloys are purported to remain stable in both crystalline and amorphous states allowing the formation of a bi-stable switch. While the nonvolatility condition is met, this technology appears to suffer from slow operations, difficulty of manufacture and poor reliability and has not reached a state of commercialization. See U.S. Pat. Nos. 3,448,302; 4,845,533; and 4,876,667.
- Wire crossbar memory (MWCM) has also been proposed. See U.S. Pat. Nos. 6,128,214; 6,159,620; and 6,198,655. These memory proposals envision molecules as bi-stable switches. Two wires (either a metal or semiconducting type) have a layer of molecules or molecule compounds sandwiched in between. Chemical assembly and electrochemical oxidation or reduction are used to generate an “on” or “off” state. This form of memory requires highly specialized wire junctions and may not retain non-volatility owing to the inherent instability found in redox processes.
- Recently, memory devices have been proposed which use nanoscopic wires, such as single-walled carbon nanotubes (CNTs), to form crossbar junctions to serve as memory cells. See WO 01/03208, Nanoscopic Wire-Based Devices, Arrays, and Methods of Their Manufacture; and Thomas Rueckes et al., “Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing,” Science, vol. 289, pp. 94-97, 7 Jul. 2000. Electrical signals are written to one or both wires to cause them to physically attract or repel relative to one another. Each physical state (i.e., attracted or repelled wires) corresponds to an electrical state. Repelled wires are an open circuit junction. Attracted wires are a closed state forming a rectified junction. When electrical power is removed from the junction, the wires retain their physical (and thus electrical) state thereby forming a non-volatile memory cell.
- The use of an electromechanical bi-stable device for digital information storage has also been suggested (c.f. U.S. Pat. No. 4,979,149: Non-volatile memory device including a micro-mechanical storage element).
- The creation and operation of a bi-stable nano-electro-mechanical switches based on carbon nanotubes (including mono-layers constructed thereof) and metal electrodes has been detailed in a previous patents and patent application of Nantero, Inc. (U.S. Pat. Nos. 6,643,165, 6,574,130, 6,784,028, 6,706,402, and 6,835,591, and U.S. patent application Ser. Nos. 09/915,093, 10/033,323, 10/341,005, 10/341,055, 10/341,054, 10/341,130, 10/776,059, 10/776,572, and 10/967,858, the contents of which are herein incorporated by reference in their entireties).
- The invention provides EEPROMS Using Carbon Nanotubes for Cell Storage.
- Under one aspect of the invention, an electrically erasable programmable read only memory (EEPROM) cell includes cell selection circuitry and a storage cell for storing the informational state of the cell. The storage cell is an electro-mechanical data retention cell in which the physical positional state of a storage cell element represents the informational state of the cell.
- Under another aspect of the invention, the storage cell element is a carbon nanotube switching element.
- Under another aspect of the invention, an electrically erasable programmable read only memory (EEPROM) cell includes cell selection circuitry and a storage cell for storing the informational state of the cell. The storage includes a nanotube switch and wherein the state of the nanotube switch represents the informational state of the cell.
- Under another aspect of the invention, an electrically erasable programmable read only memory (EEPROM) cell includes cell selection circuitry and a storage cell for storing the informational state of the cell. The storage is writable with supply voltages used by said cell selection circuitry.
- Under another aspect of the invention, an electrically erasable programmable read only memory (EEPROM) cell includes cell selection circuitry and a storage cell for storing the informational state of the cell. The storage is writable and readable via said selection circuitry with write times and read times being within an order of magnitude.
- Under another aspect of the invention, the write times and read times are substantially the same.
- Under another aspect of the invention, the storage has no charge storage or no charge trapping.
- In the drawing,
-
FIG. 1 illustrates a CNT-EEPROM device according to one aspect of the invention; -
FIG. 2 illustrates the device ofFIG. 1 as the NV Store device, in series with a select transistor; -
FIG. 3 illustrates a CNT-EEPROM array with four cells (Cell0-Cell3); -
FIG. 4 illustrates waveforms applied to operation of an embodiment of the invention; -
FIGS. 5-8 illustrate diagrams of electrical characteristics selected cells according to certain aspects of the invention; and -
FIG. 9 illustrates a CNT-NVRAM storage cell using two CNT-EEPROM cells according to certain aspects of the invention. - Carbon nanotube fabric-based switches have been described in incorporated references and such description will not be repeated for the sake of brevity.
- The CNT-EEPROM device of preferred embodiments uses the presence or absence of an electromechanical connection between the control gate/CNT and a polysilicon gate to modulate the FET threshold voltage of a single polysilicon gate FET non-volatile storage device. The CNT connection is used to modulate device capacitance and is not in series with the FET channel for program (write) or read operations. Thus, cell performance is relatively independent of the CNT resistance value. In each case, a select device is used in series with the EEPROM or CNT-EEPROM non-volatile storage device. The structure and operation of the CNT-EEPROM device is described below.
- Also, a CNT-NVRAM cell that uses two CNT-EEPROM devices and two select devices per cell is described. Such a four device non-volatile cell can replace the more conventional flip flop with shadow EEPROM devices, typically a total of 10 to 12 devices per cell.
-
FIG. 1 illustrates a CNT-EEPROM device of certain embodiments. It has internal device capacitive coupling. The voltage VG of gate G is determined by modulating the internal device capacitive network such that the control gate node (node N1 (CG)) is in electrical contact with gate G via a CNT switch, or gate G is capacitively coupled to control gate CG by capacitor CCG-G. When CNT switch is not in contact with gate G, CNT switch is in contact with the insulator of release plate N4(RP). The capacitance network is modulated (activated) by controlling the presence or absence of an FET channel using a diffusion voltage applied to diffusion N2 or N3. This modulation (activation, write) mechanism is well known and is described in the referenced applications. A sufficiently large voltage is applied to the control gate CG, node N1, such that an FET channel is formed. If the diffusion voltage on diffusion N2 or N3 is zero, the channel remains, eliminating CCH-SUB from the capacitance network. If the diffusion voltage on diffusion N2 or N3 is positive, 0.5 to 1.0 volts, for example, then electrons are removed from the channel region, and CCH-SUB capacitance is part of the device (cell) capacitance network. Capacitance values are selected by design. Typical relative capacitance values are CCG-G=0.25, CG-CH=1, and CCH-SUB=0.2, for example. -
FIG. 2 illustrates the device ofFIG. 1 referred to as the NV Store device, in series with a select transistor. If the CNT switch is programmed (in contact with floating gate G), the cell is in the “1” state. If the CNT switch is released (not in contact with floating gate G), the cell is in the “0” state. The bit line BL is connected to the NV Store device, and is used during both read and write. During read, bit line BL is precharged, word line WL transitions to a higher voltage than the FET threshold voltage, select line SL transitions to a high voltage (VSL=VDD, for example) and turns the select transistor ON. If CG is electrically connected to G by a CNT switch, then VG exceeds the VTH of the FET, current flows, and BL discharges. If CG is capacitively coupled to G, then VG is less than the VTH of the FET, no current flows, and BL is not discharged. - By way of example, if a programmed “1” state is stored, control gate CG is electrically connected to floating gate G by a CNT switch. Assuming VTH of the FET is 0.8 volts and the control gate voltage is 1.5 volts, then voltage VG=VCG=1.5 volts, the channel regions of the NV store and select transistors are both ON, and the precharged bit line BL is discharged to ground. The bit line precharge read voltage may be 0.5 to 1 volt, for example. If a released “0” state is stored, floating gate G is not electrically connected to control gate CG but is capacitively coupled instead. For a control voltage of 1.5 volts, and a capacitance network having typical relative capacitance values of CCG-G=0.25, CG-CH=1, and CCH-SUB=0.2, for example, floating gate voltage VG=0.6 volts, NV store device channel region is OFF, and bit line BL is not discharged. The voltage difference between control voltage and floating gate voltage is 0.9 volts. Therefore CNT switch write (program) threshold voltage VCNT-WR-TH must be greater than 0.9 volts.
-
FIG. 7 further below illustrates the NV store device electrical characteristic in the write (programmed) “1” state, and the released (erased) “0” state. As illustrated inFIG. 7 , if the control voltage VCG is greater than 0.7 of volt but less than 1.8 volts, 1.5 volts for example, bit line BL will be discharged if the NV store device is programmed to a “1” state, but will not discharge the NV store device is released to a “0” state. The read operation is further illustrated inFIG. 8 . - One mode of writing (programming) the NV Storage device of
FIG. 2 using bit line BL requires the device to be in a released (erased) state, with the CNT switch in contact with the insulator of the release plate N4 Therefore, one method of writing (write mode) is release-before-write. Select line (SL) voltage VSL=0 such that shared node N2 is floating. Release is accomplished using a select scheme that releases individual array bits, or groups of bits, as described further below. - Assuming the NV Store device is in the released state, write (programming) is then accomplished by setting VWL=VDDW, the required write (programming) voltage. If VBL=0, then a channel is present in the NV storage device, gate G is tightly capacitively coupled to the channel which is at zero volts, and the voltage between CG and G is sufficiently high that the threshold voltage of the CNT switch VCNT-WR-TH is exceeded. The CNT switch forms an electrical contact between CG and G, and the NV Store device is in a low FET VFET-TH programmed state as shown in
FIG. 7 . If, however, the bit line voltage is set at a small positive voltage in the range of 0.5 to 1.0 volts, for example, then there is no FET channel, capacitance CCH-SUB is in series with the capacitance CG-CH, gate G is not tightly coupled to ground, VCNT-WR-TH is not exceeded, and the NV Store device remains in the high FET VFET-TH released (erased) state. - By way of example, programming the NV store device to a “1” state occurs as follows. The bit line voltage of BL(N3) shown in
FIG. 2 is set to zero volts, modulating the capacitance network formed when the FET gate G of storage device CNT store is activated, such that only relative capacitance values of CCG-G=0.25 and CG-CH=1 are in the capacitance network. Word line WL (N1) shown is connected to control gate CG & CNT, where a CNT switch is integrated in the control gate structure CG & CNT as described in the above references. Control voltage VCG applied to WL(N1) transitions to 1.8 volts, for example, and the capacitance network capacitively couples floating gate voltage VG to 0.2 VCG. The voltage across the CNT switch is the difference between VCG applied to WL(N1) and the voltage 0.2 VCG on floating gate G, or approximately 1.45 volts. If the CNT switch write (programming) threshold voltage VCNT-WR-TH is less than 1.45 volts, then the CNT will switch into contact with gate G, programming the NT store device to the “1” state. If the NV store device is to store a released (erased) “0” state, no switching is needed because of the release-before-write method. - The electrical characteristics of the NT store device illustrate both the non-volatile programmed “1” state and the non-volatile released “0” state as shown in
FIG. 7 . Programming and releasing the NV Store device is described further below with respect toFIGS. 4 , 5, and 6. The release-before-write mode described above is one operating mode. Other write modes that do not require release-before-write are described in the references. -
FIG. 3 illustrates a CNT-EEPROM array with four cells (Cell0-Cell3). The array inFIG. 3 may store a unique bit (“1” or “0”) in each of the four cells connected to bit lines BL0, BL1, BL2, and BL3. Release lines RL0 and RL1 connect to corresponding release nodes, word lines WL0 and WL1 connect to control gates, and SL0 and SL1 connect to select device gates. Word lines and select lines are substantially parallel, and are substantially orthogonal to release lines and bit lines. Each cell in the CNT-EEPROM array operates as described inFIG. 2 . -
FIG. 4 illustrates the waveforms applied to the release lines, word lines, bit lines, and the resulting gate voltage VG of the selected cell (Cell 0 in this example) during release from a “1” and a “0” stored state. The select line voltage VSL=0 and isolates the NT storage device from ground. The word line voltage VWL, which corresponds to control gate voltage VCG associated with control gate node N1(CG) ofFIG. 1 , is set to zero (VWL=0). IfNT store 0 is in a programmed “1” state, the CNT switch connects the CG & CNT node and floating gate G. The release voltage VRL is switched to VDDW. The voltage VDDW must exceed the release threshold voltage of the CNT switch VCNT-RL-TH in order to release (erase) the “1” state. The release threshold voltage may differ from the program (write) threshold voltage VCNT-WR-TH. By way of example, for release voltage VDDW=2.5 volts, the release threshold voltage VCNT-RL-TH maximum is less than 2.5 volts. To prevent adjacent “bit disturb,” VCNT-RL-TH must be greater than 1.8 volts, for example, as shown further below. Once released, the floating gate voltage is not longer at ground level but assumes a voltage between 0 and VDD.If NT store 0 is in a released “0” state, the CNT switch is not connected to VG and is therefore is already in a released (erased) state, and remains in the released state. -
FIG. 5A illustrates cell voltages at selected cells, ½ selected cells, and unselected cells in the array ofFIG. 3 in whichcell 0 is released, andcells FIG. 5B illustrates a release operation in whichcell 0 is released, andcells -
FIG. 6 illustrates writing (programming) from a released state to a “1” state, or remaining at a “0” state, controlled by bit line voltage VBL. If VBL=0, then a “1” state is stored in the NV Store device. By way of example, if the word line voltage transitions to VDDW=1.8 volts, for example, then the capacitance network couples floating gate voltage VG to 0.2×1.8≈0.4 volts. The write (programming) voltage across the CNT switch is therefore 1.4 volts. If VCNT-WR-TH=0.9 to 1.2 volts, for example, then the CNT switch is programmed to the “1” state, in contact with floating gate G, with gate G voltage VG as shown inFIG. 6 . If, however, the bit line voltage is positive, 0.5 to 1 volt, for example, then the capacitance network is changed because there is no FET channel in the storage device. If the word line voltage transitions to VDDW=1.8 volts, for example, then the capacitance network couples the floating gate VG to 0.6×1.8≈1 volt. The write (programming) voltage across the CNT switch is therefore 0.8 volts. If VCNT WR-TH=0.9 to 1.2 volts, for example, then the NV store device remains in the released state. -
FIG. 7 illustrates an example of the FET I-V characteristic for a NV Store device in the written (programmed) “1” state and the released (erased) “0′ state. The FET threshold voltage VFET-TH is approximately equal to the voltage VCG where the I-V characteristic intersects the horizontal axis. The read voltage applied to VCG is selected to be greater than the VFET-TH for a programmed “1” state, that is, greater than 0.7 volts, and less than the VFET-TH voltage for a programmed “0” state, that is, less than 1.8 volts. - As illustrated in
FIG. 8 , the bit line voltage VBL will droop if the NV Store device is programmed to the “1” state, but will remain at VDD if the NV Store device is programmed to the “0” state. -
FIG. 9 illustrates a CNT-NVRAM storage cell using two CNT-EEPROM cells, such that there are four transistors, two NV Store transistors and two select transistors. By comparison, a typical CNT-NVRAM using a flip flop and shadow EEPROM devices on each node has a total of 8 to 12 transistors. The CNT-NVRAM cell stores the true and complement of each data bit. The cell illustrated inFIG. 9 stores true and complement data in transistors NV Store and NV Store-b. The NV RAM ofFIG. 9 uses 1 WL, 1 SL, 1 ground, 1 RL, but 2 bit lines, BL and BL-b. The operation of the CNT-NVRAM cell is similar to the CNT-EEPROM cell operation. The advantage of the CNT-NVRAM over the CNT-EEPROM cell is that one of the bit line pairs will discharge, that is BL or BL-b will discharge. This cell can therefore be sensed using sensing techniques similar to those of SRAM cells. The performance will not be gated by CNT resistance because there is no CNT resistance in series with the write or read paths (CNTs modulate the internal device capacitance). Read time is expected to be similar to the read time of an SRAM cell. Write will be longer than for an SRAM cell because of the addition of the release-before-write requirement. However, the additional delay is for the first write operation. When writing a block of data, such as in Page Mode, the release operation delay can be hidden by using an appropriate architecture. Also, write modes that not require release-before-write described in the above references eliminate the extra delay. - An aspect of the present embodiment (carbon nanotube fabric-based—CNT-EEPROMs is to solve these problems. The CNT-EEPROM uses electromechanical switching in the device to modulate an FET threshold voltage. This method of programming uses lower voltages and is faster than prior art EEPROM programming using hot electrons.
- CNT-EEPROM storage device can be used to build EEPROMs and NRAMs using CNT-on-Gate. The CNT-EEPROM device is used with a select device to form the basic cell. The cell can be programmed and erased faster and at lower voltages than conventional EEPROM cells.
- Preferred embodiments speed up write (program) and erase operation. They also reduce or eliminate endurance limitations, data retention degradation, read, program, and erase time degradation. They also reduce or eliminate the high program and erase voltage requirements, and enable embedded EEPROMs with CMOS logic circuits.
- Preferred embodiments eliminate the charge transfer storage mechanism to and from a floating gate embedded in a gate oxide, as is done in conventional EEPROM. More specifically, to replace the charge transfer storage mechanism to and from a polysilicon non-volatile storage gate, preferred embodiments use a non-volatile nanotube storage device. Non-volatile storage using a nanotube mechanical state enables EEPROMs that can program (write) and erase (release) at voltage levels of 5 volts and below. Also, such EEPROM operate such that read, write (program) and erase times are substantially the same, 1 to 50 ns, for example. Also, supporting CMOS circuits can operate at standard CMOS voltage levels of 5 volts and below. Also, such EEPROM devices can be embedded in CMOS logic circuits.
- The following patent references refer to various techniques for creating nanotube fabric articles and switches and are assigned to the assignee of this application, each of which is hereby incorporated by reference in their entirety:
- U.S. patent application Ser. No. 10/341,005, filed on Jan. 13, 2003, entitled Methods of Making Carbon Nanotube Films, Layers, Fabrics, Ribbons, Elements and Articles;
- U.S. patent application Ser. No. 09/915,093, filed on Jul. 25, 2001, entitled Electromechanical Memory Array Using Nanotube Ribbons and Method for Making Same;
- U.S. patent application Ser. No. 10/033,032, filed on Dec. 28, 2001, now U.S. Pat. No. 6,784,028, entitled Methods of Making Electromechanical Three-Trace Junction Devices;
- U.S. patent application Ser. No. 10/033,323, filed on Dec. 28, 2001, entitled Electromechanical Three-Trace Junction Devices;
- U.S. patent application Ser. No. 10/128,117, filed on Apr. 23, 2002, now U.S. Pat. No. 6,835,591, entitled Methods of NT Films and Articles;
- U.S. patent application Ser. No. 10/341,055, filed Jan. 13, 2003, entitled Methods of Using Thin Metal Layers to Make Carbon Nanotube Films, Layers, Fabrics, Ribbons, Elements and Articles;
- U.S. patent application Ser. No. 10/341,054, filed Jan. 13, 2003, entitled Methods of Using Pre-formed Nanotubes to Make Carbon Nanotube Films, Layers, Fabrics, Ribbons, Elements and Articles;
- U.S. patent application Ser. No. 10/341,130, filed Jan. 13, 2003, entitled Carbon Nanotube Films, Layers, Fabrics, Ribbons, Elements and Articles;
- U.S. patent application Ser. No. 10/776,059, filed Feb. 11, 2004, entitled Devices Having Horizontally-Disposed Nanofabric Articles and Methods of Making The Same; and
- U.S. patent application Ser. No. 10/776,572, filed Feb. 11, 2004, entitled Devices Having Vertically-Disposed Nanofabric Articles and Methods of Making the Same.
- It will be further appreciated that the scope of the present invention is not limited to the above-described embodiments but rather is defined by the appended claims, and that these claims will encompass modifications and improvements to what has been described.
Claims (9)
1. An electrically erasable programmable read only memory (EEPROM) cell, comprising:
cell selection circuitry;
a storage cell for storing the informational state of the cell, wherein the storage includes a nanotube switch and wherein the state of the nanotube switch represents the informational state of the cell.
2. The EEPROM cell of claim 1 wherein the storage cell is an electro-mechanical data retention cell in which the physical positional state of a nanotube switch element represents the informational state of the cell.
3. The EEPROM cell of claim 2 wherein the storage cell element is a carbon nanotube switching element.
4. The EEPROM cell of claim 2 wherein the carbon nanotube switching element includes an element made of nanotube fabric.
5. The EEPROM cell of claim 4 wherein the nanotube fabric is made of single-walled carbon nanotubes.
6. The EEPROM cell of claim 1 wherein the storage is writable with supply voltages used by said cell selection circuitry.
7. The EEPROM cell of claim 1 wherein the storage is writable and readable via said selection circuitry with write times and read times being within an order of magnitude.
8. The EEPROM cell of claim 7 wherein the write times and read times are substantially the same.
9. The EEPROM cell of claim 1 wherein the storage has no charge storage or no charge trapping.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/435,819 US20090296481A1 (en) | 2004-02-11 | 2009-05-05 | Eeproms using carbon nanotubes for cell storage |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US54349704P | 2004-02-11 | 2004-02-11 | |
US10/811,373 US7294877B2 (en) | 2003-03-28 | 2004-03-26 | Nanotube-on-gate FET structures and applications |
US10/864,186 US7115901B2 (en) | 2003-06-09 | 2004-06-09 | Non-volatile electromechanical field effect devices and circuits using same and methods of forming same |
US11/053,135 US7528437B2 (en) | 2004-02-11 | 2005-02-08 | EEPROMS using carbon nanotubes for cell storage |
US12/435,819 US20090296481A1 (en) | 2004-02-11 | 2009-05-05 | Eeproms using carbon nanotubes for cell storage |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/053,135 Continuation US7528437B2 (en) | 2004-02-11 | 2005-02-08 | EEPROMS using carbon nanotubes for cell storage |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090296481A1 true US20090296481A1 (en) | 2009-12-03 |
Family
ID=46303865
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/053,135 Expired - Fee Related US7528437B2 (en) | 2004-02-11 | 2005-02-08 | EEPROMS using carbon nanotubes for cell storage |
US12/435,819 Abandoned US20090296481A1 (en) | 2004-02-11 | 2009-05-05 | Eeproms using carbon nanotubes for cell storage |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/053,135 Expired - Fee Related US7528437B2 (en) | 2004-02-11 | 2005-02-08 | EEPROMS using carbon nanotubes for cell storage |
Country Status (1)
Country | Link |
---|---|
US (2) | US7528437B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130119345A1 (en) * | 2011-11-16 | 2013-05-16 | Sang Ho Park | Thin film transistor and a display device including the same |
US20150117087A1 (en) * | 2013-10-31 | 2015-04-30 | Honeywell International Inc. | Self-terminating write for a memory cell |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6835591B2 (en) * | 2001-07-25 | 2004-12-28 | Nantero, Inc. | Methods of nanotube films and articles |
US6706402B2 (en) | 2001-07-25 | 2004-03-16 | Nantero, Inc. | Nanotube films and articles |
US7858185B2 (en) | 2003-09-08 | 2010-12-28 | Nantero, Inc. | High purity nanotube fabrics and films |
WO2005019793A2 (en) | 2003-05-14 | 2005-03-03 | Nantero, Inc. | Sensor platform using a horizontally oriented nanotube element |
US7274064B2 (en) * | 2003-06-09 | 2007-09-25 | Nanatero, Inc. | Non-volatile electromechanical field effect devices and circuits using same and methods of forming same |
US7211854B2 (en) * | 2003-06-09 | 2007-05-01 | Nantero, Inc. | Field effect devices having a gate controlled via a nanotube switching element |
JP3731589B2 (en) * | 2003-07-18 | 2006-01-05 | ソニー株式会社 | Imaging device and synchronization signal generator |
US7504051B2 (en) * | 2003-09-08 | 2009-03-17 | Nantero, Inc. | Applicator liquid for use in electronic manufacturing processes |
US7375369B2 (en) | 2003-09-08 | 2008-05-20 | Nantero, Inc. | Spin-coatable liquid for formation of high purity nanotube films |
US7528437B2 (en) * | 2004-02-11 | 2009-05-05 | Nantero, Inc. | EEPROMS using carbon nanotubes for cell storage |
US7658869B2 (en) * | 2004-06-03 | 2010-02-09 | Nantero, Inc. | Applicator liquid containing ethyl lactate for preparation of nanotube films |
US7556746B2 (en) * | 2004-06-03 | 2009-07-07 | Nantero, Inc. | Method of making an applicator liquid for electronics fabrication process |
US7288970B2 (en) * | 2004-06-18 | 2007-10-30 | Nantero, Inc. | Integrated nanotube and field effect switching device |
US7652342B2 (en) | 2004-06-18 | 2010-01-26 | Nantero, Inc. | Nanotube-based transfer devices and related circuits |
US8471238B2 (en) | 2004-09-16 | 2013-06-25 | Nantero Inc. | Light emitters using nanotubes and methods of making same |
EP1825038B1 (en) | 2004-12-16 | 2012-09-12 | Nantero, Inc. | Aqueous carbon nanotube applicator liquids and methods for producing applicator liquids thereof |
US8362525B2 (en) * | 2005-01-14 | 2013-01-29 | Nantero Inc. | Field effect device having a channel of nanofabric and methods of making same |
US7598544B2 (en) * | 2005-01-14 | 2009-10-06 | Nanotero, Inc. | Hybrid carbon nanotude FET(CNFET)-FET static RAM (SRAM) and method of making same |
TWI324773B (en) | 2005-05-09 | 2010-05-11 | Nantero Inc | Non-volatile shadow latch using a nanotube switch |
US7781862B2 (en) | 2005-05-09 | 2010-08-24 | Nantero, Inc. | Two-terminal nanotube devices and systems and methods of making same |
US7479654B2 (en) | 2005-05-09 | 2009-01-20 | Nantero, Inc. | Memory arrays using nanotube articles with reprogrammable resistance |
US7598127B2 (en) * | 2005-05-12 | 2009-10-06 | Nantero, Inc. | Nanotube fuse structure |
US7575693B2 (en) * | 2005-05-23 | 2009-08-18 | Nantero, Inc. | Method of aligning nanotubes and wires with an etched feature |
US7541216B2 (en) | 2005-06-09 | 2009-06-02 | Nantero, Inc. | Method of aligning deposited nanotubes onto an etched feature using a spacer |
US7402770B2 (en) * | 2005-06-10 | 2008-07-22 | Lsi Logic Corporation | Nano structure electrode design |
US7538040B2 (en) | 2005-06-30 | 2009-05-26 | Nantero, Inc. | Techniques for precision pattern transfer of carbon nanotubes from photo mask to wafers |
US7482653B2 (en) * | 2005-07-20 | 2009-01-27 | Micron Technology, Inc. | Non-volatile memory with carbon nanotubes |
US7446044B2 (en) * | 2005-09-19 | 2008-11-04 | California Institute Of Technology | Carbon nanotube switches for memory, RF communications and sensing applications, and methods of making the same |
US20110056812A1 (en) * | 2009-09-08 | 2011-03-10 | Kaul Anupama B | Nano-electro-mechanical switches using three-dimensional sidewall-conductive carbon nanofibers and method for making the same |
US8435798B2 (en) * | 2010-01-13 | 2013-05-07 | California Institute Of Technology | Applications and methods of operating a three-dimensional nano-electro-mechanical resonator and related devices |
US8923049B2 (en) | 2011-09-09 | 2014-12-30 | Aplus Flash Technology, Inc | 1T1b and 2T2b flash-based, data-oriented EEPROM design |
JP5987613B2 (en) * | 2012-09-28 | 2016-09-07 | ソニー株式会社 | Storage element, storage device, magnetic head |
US20220140148A1 (en) * | 2020-11-04 | 2022-05-05 | Samsung Electronics Co., Ltd. | Semiconductor device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030022428A1 (en) * | 2001-07-25 | 2003-01-30 | Segal Brent M. | Electromechanical memory having cell selection circuitry constructed with nanotube technology |
US20060237537A1 (en) * | 2002-09-30 | 2006-10-26 | Nanosys, Inc. | Applications of nano-enabled large area macroelectronic substrates incorporating nanowires and nanowire composites |
US7528437B2 (en) * | 2004-02-11 | 2009-05-05 | Nantero, Inc. | EEPROMS using carbon nanotubes for cell storage |
Family Cites Families (89)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3448302A (en) | 1966-06-16 | 1969-06-03 | Itt | Operating circuit for phase change memory devices |
US4845533A (en) | 1986-08-22 | 1989-07-04 | Energy Conversion Devices, Inc. | Thin film electrical devices with amorphous carbon electrodes and method of making same |
CH670914A5 (en) | 1986-09-10 | 1989-07-14 | Landis & Gyr Ag | |
US4876667A (en) | 1987-06-22 | 1989-10-24 | Energy Conversion Devices, Inc. | Data storage device having a phase change memory medium reversible by direct overwrite |
US4853893A (en) | 1987-07-02 | 1989-08-01 | Ramtron Corporation | Data storage device and method of using a ferroelectric capacitance divider |
US4888630A (en) | 1988-03-21 | 1989-12-19 | Texas Instruments Incorporated | Floating-gate transistor with a non-linear intergate dielectric |
US5198994A (en) | 1988-08-31 | 1993-03-30 | Kabushiki Kaisha Toshiba | Ferroelectric memory device |
JP2930168B2 (en) | 1992-10-09 | 1999-08-03 | シャープ株式会社 | Driving method of ferroelectric memory device |
US5682345A (en) | 1995-07-28 | 1997-10-28 | Micron Quantum Devices, Inc. | Non-volatile data storage unit method of controlling same |
US5818748A (en) | 1995-11-21 | 1998-10-06 | International Business Machines Corporation | Chip function separation onto separate stacked chips |
US6445006B1 (en) | 1995-12-20 | 2002-09-03 | Advanced Technology Materials, Inc. | Microelectronic and microelectromechanical devices comprising carbon nanotube components, and methods of making same |
US6809462B2 (en) | 2000-04-05 | 2004-10-26 | Sri International | Electroactive polymer sensors |
US6159620A (en) | 1997-03-31 | 2000-12-12 | The Regents Of The University Of California | Single-electron solid state electronic device |
KR100276569B1 (en) | 1997-06-20 | 2000-12-15 | 김영환 | Ferroelectric memory device |
US6011744A (en) | 1997-07-16 | 2000-01-04 | Altera Corporation | Programmable logic device with multi-port memory |
ATA119098A (en) | 1998-07-09 | 1999-05-15 | Ims Ionen Mikrofab Syst | METHOD FOR PRODUCING A CARBON FILM ON A SUBSTRATE |
US6097243A (en) | 1998-07-21 | 2000-08-01 | International Business Machines Corporation | Device and method to reduce power consumption in integrated semiconductor devices using a low power groggy mode |
US6097241A (en) | 1998-07-21 | 2000-08-01 | International Business Machines Corporation | ASIC low power activity detector to change threshold voltage |
US6346189B1 (en) | 1998-08-14 | 2002-02-12 | The Board Of Trustees Of The Leland Stanford Junior University | Carbon nanotube structures made using catalyst islands |
US7416699B2 (en) | 1998-08-14 | 2008-08-26 | The Board Of Trustees Of The Leland Stanford Junior University | Carbon nanotube devices |
US6048740A (en) | 1998-11-05 | 2000-04-11 | Sharp Laboratories Of America, Inc. | Ferroelectric nonvolatile transistor and method of making same |
US6232706B1 (en) | 1998-11-12 | 2001-05-15 | The Board Of Trustees Of The Leland Stanford Junior University | Self-oriented bundles of carbon nanotubes and method of making same |
US6472705B1 (en) | 1998-11-18 | 2002-10-29 | International Business Machines Corporation | Molecular memory & logic |
US6518156B1 (en) | 1999-03-29 | 2003-02-11 | Hewlett-Packard Company | Configurable nanoscale crossbar electronic circuits made by electrochemical reaction |
US6128214A (en) | 1999-03-29 | 2000-10-03 | Hewlett-Packard | Molecular wire crossbar memory |
US6314019B1 (en) | 1999-03-29 | 2001-11-06 | Hewlett-Packard Company | Molecular-wire crossbar interconnect (MWCI) for signal routing and communications |
US7030408B1 (en) | 1999-03-29 | 2006-04-18 | Hewlett-Packard Development Company, L.P. | Molecular wire transistor (MWT) |
US6256767B1 (en) | 1999-03-29 | 2001-07-03 | Hewlett-Packard Company | Demultiplexer for a molecular wire crossbar network (MWCN DEMUX) |
US6345362B1 (en) | 1999-04-06 | 2002-02-05 | International Business Machines Corporation | Managing Vt for reduced power using a status table |
AU782000B2 (en) | 1999-07-02 | 2005-06-23 | President And Fellows Of Harvard College | Nanoscopic wire-based devices, arrays, and methods of their manufacture |
US6198655B1 (en) | 1999-12-10 | 2001-03-06 | The Regents Of The University Of California | Electrically addressable volatile non-volatile molecular-based switching devices |
US6346846B1 (en) | 1999-12-17 | 2002-02-12 | International Business Machines Corporation | Methods and apparatus for blowing and sensing antifuses |
JP3572329B2 (en) | 1999-12-22 | 2004-09-29 | エルピーダメモリ株式会社 | A data latch circuit and an operation method of the data latch circuit. |
US6625740B1 (en) | 2000-01-13 | 2003-09-23 | Cirrus Logic, Inc. | Dynamically activating and deactivating selected circuit blocks of a data processing integrated circuit during execution of instructions according to power code bits appended to selected instructions |
US7335603B2 (en) | 2000-02-07 | 2008-02-26 | Vladimir Mancevski | System and method for fabricating logic devices comprising carbon nanotube transistors |
EP1170799A3 (en) | 2000-07-04 | 2009-04-01 | Infineon Technologies AG | Electronic device and method of manufacture of an electronic device |
US6515339B2 (en) | 2000-07-18 | 2003-02-04 | Lg Electronics Inc. | Method of horizontally growing carbon nanotubes and field effect transistor using the carbon nanotubes grown by the method |
US6376787B1 (en) | 2000-08-24 | 2002-04-23 | Texas Instruments Incorporated | Microelectromechanical switch with fixed metal electrode/dielectric interface with a protective cap layer |
US6556487B1 (en) * | 2000-09-20 | 2003-04-29 | Cypress Semiconductor Corp. | Non-volatile static memory cell |
US6504118B2 (en) | 2000-10-27 | 2003-01-07 | Daniel J Hyman | Microfabricated double-throw relay with multimorph actuator and electrostatic latch mechanism |
US6495905B2 (en) | 2000-11-09 | 2002-12-17 | Texas Instruments Incorporated | Nanomechanical switches and circuits |
JP3587248B2 (en) | 2000-12-20 | 2004-11-10 | 日本電気株式会社 | Scan flip-flops |
US6625047B2 (en) | 2000-12-31 | 2003-09-23 | Texas Instruments Incorporated | Micromechanical memory element |
US6423583B1 (en) | 2001-01-03 | 2002-07-23 | International Business Machines Corporation | Methodology for electrically induced selective breakdown of nanotubes |
US6958216B2 (en) | 2001-01-10 | 2005-10-25 | The Trustees Of Boston College | DNA-bridged carbon nanotube arrays |
US6373771B1 (en) | 2001-01-17 | 2002-04-16 | International Business Machines Corporation | Integrated fuse latch and shift register for efficient programming and fuse readout |
US6803840B2 (en) | 2001-03-30 | 2004-10-12 | California Institute Of Technology | Pattern-aligned carbon nanotube growth and tunable resonator apparatus |
AU2002307129A1 (en) | 2001-04-03 | 2002-10-21 | Carnegie Mellon University | Electronic circuit device, system and method |
US6426687B1 (en) | 2001-05-22 | 2002-07-30 | The Aerospace Corporation | RF MEMS switch |
US6673424B1 (en) | 2001-06-19 | 2004-01-06 | Arizona Board Of Regents | Devices based on molecular electronics |
US7259410B2 (en) | 2001-07-25 | 2007-08-21 | Nantero, Inc. | Devices having horizontally-disposed nanofabric articles and methods of making the same |
US6924538B2 (en) | 2001-07-25 | 2005-08-02 | Nantero, Inc. | Devices having vertically-disposed nanofabric articles and methods of making the same |
US6835591B2 (en) | 2001-07-25 | 2004-12-28 | Nantero, Inc. | Methods of nanotube films and articles |
US6919592B2 (en) | 2001-07-25 | 2005-07-19 | Nantero, Inc. | Electromechanical memory array using nanotube ribbons and method for making same |
US6911682B2 (en) | 2001-12-28 | 2005-06-28 | Nantero, Inc. | Electromechanical three-trace junction devices |
US6574130B2 (en) | 2001-07-25 | 2003-06-03 | Nantero, Inc. | Hybrid circuit having nanotube electromechanical memory |
US6706402B2 (en) | 2001-07-25 | 2004-03-16 | Nantero, Inc. | Nanotube films and articles |
US6784028B2 (en) | 2001-12-28 | 2004-08-31 | Nantero, Inc. | Methods of making electromechanical three-trace junction devices |
US7176505B2 (en) | 2001-12-28 | 2007-02-13 | Nantero, Inc. | Electromechanical three-trace junction devices |
AU2003216070A1 (en) | 2002-01-18 | 2003-09-02 | California Institute Of Technology | Array-based architecture for molecular electronics |
EP1341184B1 (en) | 2002-02-09 | 2005-09-14 | Samsung Electronics Co., Ltd. | Memory device utilizing carbon nanotubes and method of fabricating the memory device |
US6889216B2 (en) | 2002-03-12 | 2005-05-03 | Knowm Tech, Llc | Physical neural network design incorporating nanotechnology |
US7049625B2 (en) | 2002-03-18 | 2006-05-23 | Max-Planck-Gesellschaft Zur Fonderung Der Wissenschaften E.V. | Field effect transistor memory cell, memory device and method for manufacturing a field effect transistor memory cell |
US6760245B2 (en) | 2002-05-01 | 2004-07-06 | Hewlett-Packard Development Company, L.P. | Molecular wire crossbar flash memory |
US6794914B2 (en) | 2002-05-24 | 2004-09-21 | Qualcomm Incorporated | Non-volatile multi-threshold CMOS latch with leakage control |
US6759693B2 (en) | 2002-06-19 | 2004-07-06 | Nantero, Inc. | Nanotube permeable base transistor |
US6774052B2 (en) | 2002-06-19 | 2004-08-10 | Nantero, Inc. | Method of making nanotube permeable base transistor |
TWI282092B (en) | 2002-06-28 | 2007-06-01 | Brilliance Semiconductor Inc | Nonvolatile static random access memory cell |
JP4338948B2 (en) | 2002-08-01 | 2009-10-07 | 株式会社半導体エネルギー研究所 | Method for producing carbon nanotube semiconductor device |
US6809465B2 (en) | 2002-08-23 | 2004-10-26 | Samsung Electronics Co., Ltd. | Article comprising MEMS-based two-dimensional e-beam sources and method for making the same |
JP4547852B2 (en) | 2002-09-04 | 2010-09-22 | 富士ゼロックス株式会社 | Manufacturing method of electrical parts |
JP3906139B2 (en) | 2002-10-16 | 2007-04-18 | 株式会社東芝 | Magnetic random access memory |
US20040077107A1 (en) | 2002-10-17 | 2004-04-22 | Nantero, Inc. | Method of making nanoscopic tunnel |
US20040087162A1 (en) | 2002-10-17 | 2004-05-06 | Nantero, Inc. | Metal sacrificial layer |
US20040075159A1 (en) | 2002-10-17 | 2004-04-22 | Nantero, Inc. | Nanoscopic tunnel |
AU2003298716A1 (en) | 2002-11-27 | 2004-06-23 | Molecular Nanosystems, Inc. | Nanotube chemical sensor based on work function of electrodes |
DE10301480B4 (en) | 2003-01-16 | 2006-04-20 | Infineon Technologies Ag | Method of making semiconductor device pins |
US6919740B2 (en) | 2003-01-31 | 2005-07-19 | Hewlett-Packard Development Company, Lp. | Molecular-junction-nanowire-crossbar-based inverter, latch, and flip-flop circuits, and more complex circuits composed, in part, from molecular-junction-nanowire-crossbar-based inverter, latch, and flip-flop circuits |
US6918284B2 (en) | 2003-03-24 | 2005-07-19 | The United States Of America As Represented By The Secretary Of The Navy | Interconnected networks of single-walled carbon nanotubes |
US7294877B2 (en) * | 2003-03-28 | 2007-11-13 | Nantero, Inc. | Nanotube-on-gate FET structures and applications |
US7095645B2 (en) * | 2003-06-02 | 2006-08-22 | Ambient Systems, Inc. | Nanoelectromechanical memory cells and data storage devices |
US20040238907A1 (en) * | 2003-06-02 | 2004-12-02 | Pinkerton Joseph F. | Nanoelectromechanical transistors and switch systems |
US7211854B2 (en) | 2003-06-09 | 2007-05-01 | Nantero, Inc. | Field effect devices having a gate controlled via a nanotube switching element |
US7274064B2 (en) * | 2003-06-09 | 2007-09-25 | Nanatero, Inc. | Non-volatile electromechanical field effect devices and circuits using same and methods of forming same |
US7115960B2 (en) | 2003-08-13 | 2006-10-03 | Nantero, Inc. | Nanotube-based switching elements |
WO2005048296A2 (en) | 2003-08-13 | 2005-05-26 | Nantero, Inc. | Nanotube-based switching elements with multiple controls and circuits made from same |
US6969651B1 (en) | 2004-03-26 | 2005-11-29 | Lsi Logic Corporation | Layout design and process to form nanotube cell for nanotube memory applications |
US7161403B2 (en) | 2004-06-18 | 2007-01-09 | Nantero, Inc. | Storage elements using nanotube switching elements |
US6955937B1 (en) | 2004-08-12 | 2005-10-18 | Lsi Logic Corporation | Carbon nanotube memory cell for integrated circuit structure with removable side spacers to permit access to memory cell and process for forming such memory cell |
-
2005
- 2005-02-08 US US11/053,135 patent/US7528437B2/en not_active Expired - Fee Related
-
2009
- 2009-05-05 US US12/435,819 patent/US20090296481A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030022428A1 (en) * | 2001-07-25 | 2003-01-30 | Segal Brent M. | Electromechanical memory having cell selection circuitry constructed with nanotube technology |
US20060237537A1 (en) * | 2002-09-30 | 2006-10-26 | Nanosys, Inc. | Applications of nano-enabled large area macroelectronic substrates incorporating nanowires and nanowire composites |
US7528437B2 (en) * | 2004-02-11 | 2009-05-05 | Nantero, Inc. | EEPROMS using carbon nanotubes for cell storage |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130119345A1 (en) * | 2011-11-16 | 2013-05-16 | Sang Ho Park | Thin film transistor and a display device including the same |
US8884266B2 (en) * | 2011-11-16 | 2014-11-11 | Samsung Display Co., Ltd. | Thin film transistor using a carbon nanotube as a channel and a display device including the same |
US20140353592A1 (en) * | 2011-11-16 | 2014-12-04 | Samsung Display Co., Ltd. | Thin film transistor using a carbon nanotube as a channel and a display device including the same |
US9153626B2 (en) * | 2011-11-16 | 2015-10-06 | Samsung Display Co., Ltd. | Thin film transistor having at least two carbon nanotube patterns formed in a channel and connected by at least one floating electrode and a display device including the same |
US20150117087A1 (en) * | 2013-10-31 | 2015-04-30 | Honeywell International Inc. | Self-terminating write for a memory cell |
Also Published As
Publication number | Publication date |
---|---|
US7528437B2 (en) | 2009-05-05 |
US20050174842A1 (en) | 2005-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7528437B2 (en) | EEPROMS using carbon nanotubes for cell storage | |
US7113426B2 (en) | Non-volatile RAM cell and array using nanotube switch position for information state | |
US7479654B2 (en) | Memory arrays using nanotube articles with reprogrammable resistance | |
US7075141B2 (en) | Four terminal non-volatile transistor device | |
US6944054B2 (en) | NRAM bit selectable two-device nanotube array | |
US7652342B2 (en) | Nanotube-based transfer devices and related circuits | |
US7852665B2 (en) | Memory cell with proportional current self-reference sensing | |
US7294877B2 (en) | Nanotube-on-gate FET structures and applications | |
US8125039B2 (en) | One-time programmable, non-volatile field effect devices and methods of making same | |
US7791931B2 (en) | Current driven memory cells having enhanced current and enhanced current symmetry | |
US7692954B2 (en) | Apparatus and method for integrating nonvolatile memory capability within SRAM devices | |
US7839710B2 (en) | Nano-electro-mechanical memory cells and devices | |
US7911831B2 (en) | Nanotube-on-gate FET structures and applications | |
Mustafa | Design and analysis of future memories based on switchable resistive elements | |
Petty | Organic electronic memory devices | |
Mikolajick et al. | The future of nonvolatile memories | |
Jalabert et al. | Non-Volatile Memory Cells | |
Adams | Non-Volatile Memories: Design & Test Considerations | |
Waser | Scaling of Ferroelectric-based Memory Concepts |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |