US20100019362A1 - Isolated stacked die semiconductor packages - Google Patents
Isolated stacked die semiconductor packages Download PDFInfo
- Publication number
- US20100019362A1 US20100019362A1 US12/178,023 US17802308A US2010019362A1 US 20100019362 A1 US20100019362 A1 US 20100019362A1 US 17802308 A US17802308 A US 17802308A US 2010019362 A1 US2010019362 A1 US 2010019362A1
- Authority
- US
- United States
- Prior art keywords
- die
- semiconductor package
- connectors
- pads
- dies
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49537—Plurality of lead frames mounted in one device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49572—Lead-frames or other flat leads consisting of thin flexible metallic tape with or without a film carrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
Definitions
- This application relates generally to semiconductor devices and methods for making such devices. More specifically, this application describes semiconductor packages that contain multiple dies containing integrated circuit devices and methods for making such devices.
- Semiconductor packages are well known in the art. Often, these packages may include one or more semiconductor devices, such as an integrated circuit (“IC”) die or chip, which may be connected to a die pad that is centrally formed in a lead frame. In some cases, bond wires electrically connect the IC die to a series of terminals that serve as an electrical connection to an external device, such as a printed circuit board (“PCB”).
- An encapsulating material can be used to cover the bond wires, the IC die, the terminals, and/or other components of the semiconductor device to form the exterior of the semiconductor package. A portion of the terminals and possibly a portion of the die pad may be externally exposed from the encapsulating material. In this manner, the die may be protected from environmental hazards—such as moisture, contaminants, corrosion, and mechanical shock—while being electrically and mechanically connected to an intended device that is external to the semiconductor package.
- the semiconductor package is often used in an ever growing variety of electronic applications, such as disk drives, USB controllers, portable computer devices, cellular phones, and so forth.
- the semiconductor package may be highly miniaturized and may need to be as small as possible.
- each semiconductor package only contains a single die that contains the integrated circuit device, or a discrete device such as a diode or a transistor. Thus, the functionality of each semiconductor package is often limited to that discrete device or integrated circuit on the single die that it contains. To combine the functions of devices in more than a single die, two or more semiconductor packages are needed.
- This application relates to semiconductor packages that contain isolated stacked dies and methods for making such devices.
- the semiconductor package contains both a first die with a first integrated circuit and a second die with a second integrated circuit that is stacked onto the first die while also being isolated from the first die.
- the first and second dies are connected using differing arrays of metal strips that serve as interposers between the first and second dies. This configuration provides a thinner semiconductor package since wire-bonding is not used.
- the integrated circuit devices in the first and second dies are isolated from each other, local heating and/or hot spots are diminished or prevented in the semiconductor package.
- FIGS. 1 and 2 shows some embodiments of a semiconductor package containing multiple dies
- FIGS. 3-4 shows other embodiments of a semiconductor package containing multiple dies
- FIGS. 5-13 depict some embodiments of the methods for manufacturing a semiconductor package containing multiple dies.
- FIGS. 14-15 illustrate some embodiments of an isolated, stacked-die structure of the semiconductor packages before encapsulation.
- the semiconductor devices and associated methods of using the devices can be implemented and used without employing these specific details. Indeed, the devices and associated methods can be placed into practice by modifying the illustrated devices and associated methods and can be used in conjunction with any other apparatus and techniques conventionally used in the industry. For example, while the description below focuses on methods for making for semiconductor devices in the IC industry, it could be used for and applied to other electronic devices like optoelectronic devices, solar cells, MEMS structures, lighting controls, power supplies, and amplifiers. As well, while the description below describes using two dies in the same semiconductor package, it could be configured to contain more than two, including 3 or even more dies.
- the semiconductor package 100 contains a substrate 102 , a plurality of terminals 106 , a first die 112 containing a first IC device, a second die 114 containing a second IC device, land pads 116 , connectors 120 , and encapsulation 130 .
- the first IC device and the second IC device may be the same or different and may be any known integrated circuit (including any discrete device) in the art. Some non-limiting examples of these devices may include logic or digital IC, linear regulators, audio power amplifiers, LDO, driver IC, diodes, and/or transistors, including zener diodes, schottky diodes, small signal diodes, bipolar junction transistors (“BJT”), metal-oxide-semiconductor field-effect transistors (“MOSFET”), insulated-gate-bipolar transistors (“IGBT”), and insulated-gate field-effect transistors (“IGFET”).
- the first IC device comprises an audio amplifier and the second IC device comprises a low drop-out device (LDO).
- the semiconductor package 100 contains a substrate 102 on which the other components of the semiconductor package are located.
- the substrate can be any low-cost, recycleable material such as steel, stainless steel, or any steel alloy known in the art.
- the substrate 102 can be configured with any shape and size consistent with its use in the semiconductor package 100 .
- the substrate 102 can have any thickness that provides the needed support for the device. In some embodiments, such as where the substrate 102 comprises stainless steel, it may have a non-limiting thickness ranging from about 0.15 millimeters to about 0.25 millimeters.
- the substrate 102 has the shape illustrated in the Figures since it contains an area to which multiple land pads 116 are attached.
- the bottom of the first die 112 is then connected to the land pads 116 .
- the die attach pad area can act as both a thermal and/or an electrical conductor.
- Such a configuration also permits the substrate lands 116 to dissipate the heat generated by the IC devices, increasing the efficiency of the heat dissipation from the semiconductor package 100 .
- the land pads 116 can also be used to bond or attach the second die 114 to the substrate 102 .
- the land pads 116 can also serve as leads for the semiconductor package.
- the substrate 102 is removed or peeled-off after molding process but with the land pads 116 retained on the molded body.
- the ends of the land pads 116 serve as the terminals 106 .
- the lay-out of the land pads 116 and the terminals 106 are substantially similar.
- the land pads 116 and the terminals 106 are formed separate from each other and a redistribution layer can be used to change the lay-out from the land pads to the terminals.
- the land pads 116 can comprise any bonds pads known in the semiconductor art.
- the landing pads could comprise a metal stud and a reflowed solder material or metal deposit like Au, Ni, Ag, or combinations of these materials.
- the semiconductor package 100 also contains connectors 120 that are used to connect the landing pads to the second die 114 .
- the connectors 120 comprise an array of metal strips that can be used as interposers.
- the metal strips used as connectors can contain any conductive metal or metal alloy that are similar to standard leadframe known in the art, including Cu, Ni—Pd, Ni—Pd—Au, or Ni—Pd—Au/Ag.
- the metal strips comprise Cu.
- the array of metal strips can be configured to substantially match the desired connection points in the second die 114 .
- the array of Cu strips are configured to be substantially in the form of a column. While the connectors 120 are depicted in the Figures as being substantially square, other shapes can be used including substantially rectangular, circular, or any known geometrical shapes.
- the first and second dies, the upper surface of the substrate 102 , and the connectors 120 can be encapsulated in any molding material 130 known in the art, as shown in FIG. 1 .
- the molding material can comprise an epoxy molding compound, a thermoset resin, a thermoplastic material, or potting material.
- the molding material comprises an epoxy molding compound.
- FIGS. 1-2 the molding material 130 is shown in phantom to better illustrate the internal components of semiconductor package 100 .
- the semiconductor package 200 contains components substantially similar to those described for semiconductor package 100 , including substrate 102 , first die 112 , landing pads 116 , and molding material 130 . But in these embodiments, the semiconductor package 200 contains a different configuration of terminals (labeled as 206 ) on the bottom of the package 200 . As well, the number of terminals 206 are fewer than the number of terminals 106 that are contained in the embodiments depicted in FIGS. 1-2 .
- the semiconductor package 200 also contains a second die 214 that is different than the second die 114 .
- This second die 214 is relatively smaller than the second die 114 depicted in FIG. 1 and so has been labeled 214 .
- the second die 214 can be about the same size as the first die 114 , smaller, or even slightly larger.
- the top die can be substantially smaller than the inner distance between the external leads 216 .
- connectors 120 depicted in FIG. 1 cannot be used for the second die 214 .
- connectors 220 are used in the semiconductor package 200 .
- connectors 220 are configured to contain a first portion that extends away from the landing pads 216 .
- this first portion is substantially similar in size to the landing pages 216 .
- the connectors 220 also contain a second portion that extends from the first potion towards the area above the first die 112 .
- the second portion can be given a finger-like configuration.
- the design and size of the interposing connectors can be different since they depend on the die size.
- the first portion of the connectors 220 is configured to be longer in width and length than the connectors 120 .
- the semiconductor package 200 contains landing pads 216 which are correspondingly larger that the landing pads 116 depicted in FIG. 1 .
- the semiconductor packages 100 and 200 can be made using any known process that provides the structures described above. In some embodiments, the methods described herein can be used. The method begins, as illustrated in FIG. 5 , by providing the substrate 102 .
- the substrate can be provided by metal stamping or etching a frame of the desired material (i.e., stainless steel) to contain multiple lands or terminals.
- the substrates can be peeled-off after the molding process used to form the semiconductor package.
- the first and second dies containing their IC devices are manufactured using any known processes.
- the first and second IC devices can be manufactured separately in the first and second dies. But in other embodiments, the first and second IC devices are manufactured in their respective dies at the same time.
- the landing pads 116 are formed on the substrate 102 using any process known in art.
- the landing pads can be formed by depositing the material and then etching the undesired portions of that material, thereby forming the landing pads 116 with the desired shape.
- the landing pads 216 less material is etched so that larger landing pads are formed, as illustrated in FIG. 3 and FIG. 7 (which does not show the substrate 102 ).
- the terminals ( 106 or 206 ) are formed using any known process.
- the first die 112 containing the first IC device is then attached to the landing pads 116 using any known flip-chip process which does not use wirebonding.
- solder bumping which may include the use of solder bumps, balls, studs, and combinations thereof along with a solder paste, followed by a cure and reflow process.
- Another example of these processes includes the use of a conductive adhesive between the the substrate terminals 116 substrate 102 and the first IC device.
- the conductive adhesive may be, for example, a conductive epoxy, a conductive film, a screen printable solder paste, or a solder material, such as a lead-containing solder or a lead-free solder.
- this attachment is performed by a chip-on-lead (COL) with wirebonding process.
- the semiconductor package 200 the resulting structure after this attachment process (when solder bumps 122 are used) is shown in FIG. 7 .
- the connectors are attached to those landing pads which remain exposed after the first die 112 has been attached.
- This process can be performed using any known technique.
- the connectors 120 are formed by mounting array of connectors using any known conductive adhesives in the art.
- the connectors 220 are formed by stamping or etching or a combination of both.
- the connectors 320 are formed in a similar manner, but with a different configuration so that they can support a smaller second die. This configuration generally has the second portion of the connectors formed closer together than the configuration shown in FIG. 9 .
- the second (or upper) die is then attached to the connectors.
- This process can be carried out using any known flip-chip process which does not use wirebonding.
- these attachment processes include solder bumping, which may include the use of solder bumps, balls, studs, and combinations thereof along with a solder paste, followed by a cure and reflow process.
- Another example of these processes includes the use of a conductive adhesive between the connector and the second die.
- the conductive adhesive may be, for example, a conductive epoxy, a conductive film, a screen printable solder paste, or a solder material, such as a lead-containing solder or a lead-free solder.
- this attachment is performed by a chip-on-lead (COL) with wirebonding process.
- COL chip-on-lead
- FIGS. 11-13 The resulting structure from attaching the second die is shown in FIGS. 11-13 .
- the second die 114 has been attached to the connectors 120 .
- the second die 214 has been attached to the connectors 220 .
- the second die 314 has been attached to the connectors 320 .
- FIG. 14 depicts a side view of the structure illustrated in FIG. 11 with bumps 124 shown to connect the second die 114 to the connectors 120 .
- FIG. 15 depicts a side view of the structures illustrated in FIGS. 12 and 13 with bumps 122 shown to connect the first die 112 to the landing pads 116 and bumps 224 shown to connect the second die 214 (or 314 ) to the connectors 220 (or 320 ).
- the molding material 130 is then formed around the substrate 102 , first and second dies, and the connectors by any known encapsulation process, including potting, transfer molding, or injection. In some embodiments, the encapsulation process does not require any underfill.
- the resulting semiconductor package (such as those illustrated in FIGS. 1-4 ) is then optionally marked, trimmed, formed, and singulated using processes known in the art.
- the semiconductor packages formed from this process contain two dies with IC devices that are isolated from each other because the molding material is contained between them. This configuration serves to separates the dies. In this configuration, since there is no direct contact between the dies, their respective thermal stability is easier to maintain and heat is dissipated quicker.
- the above semiconductor packages have a reduced size while at the same time also keeping the stacked dies isolated.
- the thickness of the semiconductor packages can be less than about 1 mm. In other embodiments, the thickness of the semiconductor packages can range from about 0.8 mm to about 1 mm.
- the semiconductor packages can be configured to contain more than 2 stacked dies.
- the additional dies can be incorporated by including additional land pads on which additional connectors ( 120 , 220 , or 320 depending on the size of the additional die) can be located. Then, the additional dies can be attached to the additional connectors by using a flip-chip process similar to those described above.
Abstract
Description
- This application relates generally to semiconductor devices and methods for making such devices. More specifically, this application describes semiconductor packages that contain multiple dies containing integrated circuit devices and methods for making such devices.
- Semiconductor packages are well known in the art. Often, these packages may include one or more semiconductor devices, such as an integrated circuit (“IC”) die or chip, which may be connected to a die pad that is centrally formed in a lead frame. In some cases, bond wires electrically connect the IC die to a series of terminals that serve as an electrical connection to an external device, such as a printed circuit board (“PCB”). An encapsulating material can be used to cover the bond wires, the IC die, the terminals, and/or other components of the semiconductor device to form the exterior of the semiconductor package. A portion of the terminals and possibly a portion of the die pad may be externally exposed from the encapsulating material. In this manner, the die may be protected from environmental hazards—such as moisture, contaminants, corrosion, and mechanical shock—while being electrically and mechanically connected to an intended device that is external to the semiconductor package.
- After it has been formed, the semiconductor package is often used in an ever growing variety of electronic applications, such as disk drives, USB controllers, portable computer devices, cellular phones, and so forth. Depending on the die and the electronic application, the semiconductor package may be highly miniaturized and may need to be as small as possible.
- In most instances, each semiconductor package only contains a single die that contains the integrated circuit device, or a discrete device such as a diode or a transistor. Thus, the functionality of each semiconductor package is often limited to that discrete device or integrated circuit on the single die that it contains. To combine the functions of devices in more than a single die, two or more semiconductor packages are needed.
- This application relates to semiconductor packages that contain isolated stacked dies and methods for making such devices. The semiconductor package contains both a first die with a first integrated circuit and a second die with a second integrated circuit that is stacked onto the first die while also being isolated from the first die. The first and second dies are connected using differing arrays of metal strips that serve as interposers between the first and second dies. This configuration provides a thinner semiconductor package since wire-bonding is not used. As well, since the integrated circuit devices in the first and second dies are isolated from each other, local heating and/or hot spots are diminished or prevented in the semiconductor package.
- The following description can be better understood in light of the Figures, in which:
-
FIGS. 1 and 2 shows some embodiments of a semiconductor package containing multiple dies; -
FIGS. 3-4 shows other embodiments of a semiconductor package containing multiple dies; -
FIGS. 5-13 depict some embodiments of the methods for manufacturing a semiconductor package containing multiple dies; and -
FIGS. 14-15 illustrate some embodiments of an isolated, stacked-die structure of the semiconductor packages before encapsulation. - The Figures illustrate specific aspects of the semiconductor packages that contain multiple dies with discrete devices and methods for making such devices. Together with the following description, the Figures demonstrate and explain the principles of the methods and structures produced through these methods. In the drawings, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer, component, or substrate is referred to as being “on” another layer, component, or substrate, it can be directly on the other layer, component, or substrate, or intervening layers may also be present. The same reference numerals in different drawings represent the same element, and thus their descriptions will not be repeated.
- The following description supplies specific details in order to provide a thorough understanding. Nevertheless, the skilled artisan would understand that the semiconductor devices and associated methods of using the devices can be implemented and used without employing these specific details. Indeed, the devices and associated methods can be placed into practice by modifying the illustrated devices and associated methods and can be used in conjunction with any other apparatus and techniques conventionally used in the industry. For example, while the description below focuses on methods for making for semiconductor devices in the IC industry, it could be used for and applied to other electronic devices like optoelectronic devices, solar cells, MEMS structures, lighting controls, power supplies, and amplifiers. As well, while the description below describes using two dies in the same semiconductor package, it could be configured to contain more than two, including 3 or even more dies.
- Some embodiments of the semiconductor packages that contain multiple dies and methods for making such devices are shown in the Figures. In the embodiments shown in
FIG. 1 (top view) andFIG. 2 (bottom view), thesemiconductor package 100 contains asubstrate 102, a plurality ofterminals 106, afirst die 112 containing a first IC device, asecond die 114 containing a second IC device,land pads 116,connectors 120, andencapsulation 130. - The first IC device and the second IC device may be the same or different and may be any known integrated circuit (including any discrete device) in the art. Some non-limiting examples of these devices may include logic or digital IC, linear regulators, audio power amplifiers, LDO, driver IC, diodes, and/or transistors, including zener diodes, schottky diodes, small signal diodes, bipolar junction transistors (“BJT”), metal-oxide-semiconductor field-effect transistors (“MOSFET”), insulated-gate-bipolar transistors (“IGBT”), and insulated-gate field-effect transistors (“IGFET”). In some embodiments, the first IC device comprises an audio amplifier and the second IC device comprises a low drop-out device (LDO).
- The
semiconductor package 100 contains asubstrate 102 on which the other components of the semiconductor package are located. The substrate can be any low-cost, recycleable material such as steel, stainless steel, or any steel alloy known in the art. Thesubstrate 102 can be configured with any shape and size consistent with its use in thesemiconductor package 100. Thesubstrate 102 can have any thickness that provides the needed support for the device. In some embodiments, such as where thesubstrate 102 comprises stainless steel, it may have a non-limiting thickness ranging from about 0.15 millimeters to about 0.25 millimeters. - In some embodiments, the
substrate 102 has the shape illustrated in the Figures since it contains an area to whichmultiple land pads 116 are attached. In turn, the bottom of thefirst die 112 is then connected to theland pads 116. Due to the overlap of the surfaces of the die attach pad area and thefirst die 112, the die attach pad area can act as both a thermal and/or an electrical conductor. Such a configuration also permits thesubstrate lands 116 to dissipate the heat generated by the IC devices, increasing the efficiency of the heat dissipation from thesemiconductor package 100. As described herein, theland pads 116 can also be used to bond or attach thesecond die 114 to thesubstrate 102. - In some embodiments, the
land pads 116 can also serve as leads for the semiconductor package. In these embodiments, thesubstrate 102 is removed or peeled-off after molding process but with theland pads 116 retained on the molded body. Thus, the ends of theland pads 116 serve as theterminals 106. Accordingly, the lay-out of theland pads 116 and theterminals 106 are substantially similar. In other embodiments, though, theland pads 116 and theterminals 106 are formed separate from each other and a redistribution layer can be used to change the lay-out from the land pads to the terminals. - In some embodiments, the
land pads 116 can comprise any bonds pads known in the semiconductor art. For example, the landing pads could comprise a metal stud and a reflowed solder material or metal deposit like Au, Ni, Ag, or combinations of these materials. - The
semiconductor package 100 also containsconnectors 120 that are used to connect the landing pads to thesecond die 114. In some embodiments, theconnectors 120 comprise an array of metal strips that can be used as interposers. The metal strips used as connectors can contain any conductive metal or metal alloy that are similar to standard leadframe known in the art, including Cu, Ni—Pd, Ni—Pd—Au, or Ni—Pd—Au/Ag. In some embodiments, the metal strips comprise Cu. The array of metal strips can be configured to substantially match the desired connection points in thesecond die 114. Thus, for thesemiconductor package 100 illustrated inFIGS. 1-2 , the array of Cu strips are configured to be substantially in the form of a column. While theconnectors 120 are depicted in the Figures as being substantially square, other shapes can be used including substantially rectangular, circular, or any known geometrical shapes. - The first and second dies, the upper surface of the
substrate 102, and theconnectors 120 can be encapsulated in anymolding material 130 known in the art, as shown inFIG. 1 . In some embodiments, the molding material can comprise an epoxy molding compound, a thermoset resin, a thermoplastic material, or potting material. In other embodiments, the molding material comprises an epoxy molding compound. InFIGS. 1-2 , themolding material 130 is shown in phantom to better illustrate the internal components ofsemiconductor package 100. - Other embodiments of the semiconductor packages are illustrates in
FIGS. 3-4 . In these Figures, thesemiconductor package 200 contains components substantially similar to those described forsemiconductor package 100, includingsubstrate 102,first die 112, landingpads 116, andmolding material 130. But in these embodiments, thesemiconductor package 200 contains a different configuration of terminals (labeled as 206) on the bottom of thepackage 200. As well, the number ofterminals 206 are fewer than the number ofterminals 106 that are contained in the embodiments depicted inFIGS. 1-2 . - As well, the
semiconductor package 200 also contains asecond die 214 that is different than thesecond die 114. Thissecond die 214 is relatively smaller than thesecond die 114 depicted inFIG. 1 and so has been labeled 214. In some configurations, thesecond die 214 can be about the same size as thefirst die 114, smaller, or even slightly larger. In yet other configurations, the top die can be substantially smaller than the inner distance between the external leads 216. - Because the
second die 214 is not significantly larger than the first die, theconnectors 120 depicted inFIG. 1 cannot be used for thesecond die 214. Rather,connectors 220 are used in thesemiconductor package 200. As shown inFIG. 3 ,connectors 220 are configured to contain a first portion that extends away from thelanding pads 216. Thus, this first portion is substantially similar in size to thelanding pages 216. Theconnectors 220 also contain a second portion that extends from the first potion towards the area above thefirst die 112. In the embodiments depicted inFIGS. 3-4 , the second portion can be given a finger-like configuration. In some configurations, the design and size of the interposing connectors can be different since they depend on the die size. - To support the second portion, the first portion of the
connectors 220 is configured to be longer in width and length than theconnectors 120. And to properly support the larger first portion of theconnectors 220, thesemiconductor package 200 contains landingpads 216 which are correspondingly larger that thelanding pads 116 depicted inFIG. 1 . - The semiconductor packages 100 and 200 can be made using any known process that provides the structures described above. In some embodiments, the methods described herein can be used. The method begins, as illustrated in
FIG. 5 , by providing thesubstrate 102. The substrate can be provided by metal stamping or etching a frame of the desired material (i.e., stainless steel) to contain multiple lands or terminals. The substrates can be peeled-off after the molding process used to form the semiconductor package. - Next, or at the same time, the first and second dies containing their IC devices are manufactured using any known processes. In some embodiments, the first and second IC devices can be manufactured separately in the first and second dies. But in other embodiments, the first and second IC devices are manufactured in their respective dies at the same time.
- As shown in
FIG. 5 , thelanding pads 116 are formed on thesubstrate 102 using any process known in art. In some embodiments, the landing pads can be formed by depositing the material and then etching the undesired portions of that material, thereby forming thelanding pads 116 with the desired shape. Of course, for thelanding pads 216, less material is etched so that larger landing pads are formed, as illustrated inFIG. 3 andFIG. 7 (which does not show the substrate 102). The terminals (106 or 206) are formed using any known process. - Next, as shown in
FIG. 6 , thefirst die 112 containing the first IC device is then attached to thelanding pads 116 using any known flip-chip process which does not use wirebonding. One example of these processes includes solder bumping, which may include the use of solder bumps, balls, studs, and combinations thereof along with a solder paste, followed by a cure and reflow process. Another example of these processes includes the use of a conductive adhesive between the thesubstrate terminals 116substrate 102 and the first IC device. The conductive adhesive may be, for example, a conductive epoxy, a conductive film, a screen printable solder paste, or a solder material, such as a lead-containing solder or a lead-free solder. In some embodiments, this attachment is performed by a chip-on-lead (COL) with wirebonding process. For thesemiconductor package 200, the resulting structure after this attachment process (when solder bumps 122 are used) is shown inFIG. 7 . - Next, as shown in
FIG. 8 , the connectors are attached to those landing pads which remain exposed after thefirst die 112 has been attached. This process can be performed using any known technique. In the embodiments illustrated inFIG. 8 , theconnectors 120 are formed by mounting array of connectors using any known conductive adhesives in the art. In the embodiments illustrated inFIG. 9 , theconnectors 220 are formed by stamping or etching or a combination of both. And in the embodiments illustrated inFIG. 10 , theconnectors 320 are formed in a similar manner, but with a different configuration so that they can support a smaller second die. This configuration generally has the second portion of the connectors formed closer together than the configuration shown inFIG. 9 . - The second (or upper) die is then attached to the connectors. This process can be carried out using any known flip-chip process which does not use wirebonding. One example of these attachment processes include solder bumping, which may include the use of solder bumps, balls, studs, and combinations thereof along with a solder paste, followed by a cure and reflow process. Another example of these processes includes the use of a conductive adhesive between the connector and the second die. The conductive adhesive may be, for example, a conductive epoxy, a conductive film, a screen printable solder paste, or a solder material, such as a lead-containing solder or a lead-free solder. In some embodiments, this attachment is performed by a chip-on-lead (COL) with wirebonding process.
- The resulting structure from attaching the second die is shown in
FIGS. 11-13 . For the embodiments inFIG. 11 (where the second die is larger than the first die), thesecond die 114 has been attached to theconnectors 120. For the embodiments inFIG. 12 (where the second die is substantially the same size as the first die), thesecond die 214 has been attached to theconnectors 220. And for the embodiments inFIG. 13 (where the second die is smaller than the first die), thesecond die 314 has been attached to theconnectors 320.FIG. 14 depicts a side view of the structure illustrated inFIG. 11 withbumps 124 shown to connect thesecond die 114 to theconnectors 120. AndFIG. 15 depicts a side view of the structures illustrated inFIGS. 12 and 13 withbumps 122 shown to connect thefirst die 112 to thelanding pads 116 andbumps 224 shown to connect the second die 214 (or 314) to the connectors 220 (or 320). - After the second die has been attached to the respective connectors, the
molding material 130 is then formed around thesubstrate 102, first and second dies, and the connectors by any known encapsulation process, including potting, transfer molding, or injection. In some embodiments, the encapsulation process does not require any underfill. The resulting semiconductor package (such as those illustrated inFIGS. 1-4 ) is then optionally marked, trimmed, formed, and singulated using processes known in the art. - The semiconductor packages formed from this process contain two dies with IC devices that are isolated from each other because the molding material is contained between them. This configuration serves to separates the dies. In this configuration, since there is no direct contact between the dies, their respective thermal stability is easier to maintain and heat is dissipated quicker.
- The above semiconductor packages have a reduced size while at the same time also keeping the stacked dies isolated. In some embodiments, the thickness of the semiconductor packages can be less than about 1 mm. In other embodiments, the thickness of the semiconductor packages can range from about 0.8 mm to about 1 mm.
- In some embodiments, the semiconductor packages can be configured to contain more than 2 stacked dies. The additional dies can be incorporated by including additional land pads on which additional connectors (120, 220, or 320 depending on the size of the additional die) can be located. Then, the additional dies can be attached to the additional connectors by using a flip-chip process similar to those described above.
- In addition to any previously indicated modification, numerous other variations and alternative arrangements may be devised by those skilled in the art without departing from the spirit and scope of this description, and appended claims are intended to cover such modifications and arrangements. Thus, while the information has been described above with particularity and detail in connection with what is presently deemed to be the most practical and preferred aspects, it will be apparent to those of ordinary skill in the art that numerous modifications, including, but not limited to, form, function, manner of operation and use may be made without departing from the principles and concepts set forth herein. Also, as used herein, examples are meant to be illustrative only and should not be construed to be limiting in any manner.
Claims (25)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/178,023 US20100019362A1 (en) | 2008-07-23 | 2008-07-23 | Isolated stacked die semiconductor packages |
US12/949,587 US8053883B2 (en) | 2008-07-23 | 2010-11-18 | Isolated stacked die semiconductor packages |
US13/245,210 US8198132B2 (en) | 2008-07-23 | 2011-09-26 | Isolated stacked die semiconductor packages |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/178,023 US20100019362A1 (en) | 2008-07-23 | 2008-07-23 | Isolated stacked die semiconductor packages |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/949,587 Continuation US8053883B2 (en) | 2008-07-23 | 2010-11-18 | Isolated stacked die semiconductor packages |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100019362A1 true US20100019362A1 (en) | 2010-01-28 |
Family
ID=41567889
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/178,023 Abandoned US20100019362A1 (en) | 2008-07-23 | 2008-07-23 | Isolated stacked die semiconductor packages |
US12/949,587 Active US8053883B2 (en) | 2008-07-23 | 2010-11-18 | Isolated stacked die semiconductor packages |
US13/245,210 Active US8198132B2 (en) | 2008-07-23 | 2011-09-26 | Isolated stacked die semiconductor packages |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/949,587 Active US8053883B2 (en) | 2008-07-23 | 2010-11-18 | Isolated stacked die semiconductor packages |
US13/245,210 Active US8198132B2 (en) | 2008-07-23 | 2011-09-26 | Isolated stacked die semiconductor packages |
Country Status (1)
Country | Link |
---|---|
US (3) | US20100019362A1 (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110042798A1 (en) * | 2009-08-21 | 2011-02-24 | Stats Chippac, Ltd. | Semiconductor Device and Method of Stacking Die on Leadframe Electrically Connected by Conductive Pillars |
US20110057300A1 (en) * | 2009-09-04 | 2011-03-10 | International Rectifier Corporation | Direct contact leadless flip chip package for high current devices |
US20110198741A1 (en) * | 2010-02-17 | 2011-08-18 | Analog Devices, Inc. | Integrated Circuit Package with Enlarged Die Paddle |
EP2381472A1 (en) * | 2010-04-26 | 2011-10-26 | Commissariat à l'Énergie Atomique et aux Énergies Alternatives | Method for manufacturing a microelectronic device and microelectronic device thus manufactured |
CN103700639A (en) * | 2013-12-31 | 2014-04-02 | 矽力杰半导体技术(杭州)有限公司 | Packaging assembly and manufacturing method thereof |
US8815649B2 (en) * | 2010-03-18 | 2014-08-26 | Alpha & Omega Semiconductor Corporation | Multi-layer lead frame package and method of fabrication |
CN104269385A (en) * | 2014-10-21 | 2015-01-07 | 矽力杰半导体技术(杭州)有限公司 | Packaging assembly and manufacturing method of packaging assembly |
US20150237721A1 (en) * | 2014-02-19 | 2015-08-20 | Carsem (M) Sdn. Bhd. | Stacked electronic packages |
US9240380B2 (en) | 2009-08-21 | 2016-01-19 | Stats Chippac, Ltd. | Semiconductor device and method of forming interposer frame over semiconductor die to provide vertical interconnect |
CN107579055A (en) * | 2017-08-30 | 2018-01-12 | 杰群电子科技(东莞)有限公司 | One kind overlapping encapsulating structure |
CN107611119A (en) * | 2017-08-24 | 2018-01-19 | 杰群电子科技(东莞)有限公司 | A kind of semiconductor packing device and its processing method and electronic product |
CN110707056A (en) * | 2019-09-27 | 2020-01-17 | 矽力杰半导体技术(杭州)有限公司 | Packaging assembly, manufacturing method thereof and packaging assembly of buck converter |
USRE48111E1 (en) | 2009-08-21 | 2020-07-21 | JCET Semiconductor (Shaoxing) Co. Ltd. | Semiconductor device and method of forming interposer frame over semiconductor die to provide vertical interconnect |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7981702B2 (en) * | 2006-03-08 | 2011-07-19 | Stats Chippac Ltd. | Integrated circuit package in package system |
US9034692B2 (en) * | 2011-03-21 | 2015-05-19 | Stats Chippac Ltd. | Integrated circuit packaging system with a flip chip and method of manufacture thereof |
US8836091B1 (en) | 2013-03-12 | 2014-09-16 | Freescale Semiconductor, Inc. | Lead frame for semiconductor package with enhanced stress relief |
CN104188629B (en) * | 2014-07-04 | 2017-10-27 | 杭州世佳电子有限公司 | Electronic thermometer shows the method and electronic thermometer of different temperatures |
US20170278825A1 (en) * | 2016-03-24 | 2017-09-28 | Freescale Semiconductor, Inc. | Apparatus and Methods for Multi-Die Packaging |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5399898A (en) * | 1992-07-17 | 1995-03-21 | Lsi Logic Corporation | Multi-chip semiconductor arrangements using flip chip dies |
US6369448B1 (en) * | 2000-01-21 | 2002-04-09 | Lsi Logic Corporation | Vertically integrated flip chip semiconductor package |
US6407456B1 (en) * | 1996-02-20 | 2002-06-18 | Micron Technology, Inc. | Multi-chip device utilizing a flip chip and wire bond assembly |
US6781849B2 (en) * | 2002-05-09 | 2004-08-24 | Samsung Electronics Co., Ltd. | Multi-chip package having improved heat spread characteristics and method for manufacturing the same |
US6867500B2 (en) * | 2002-04-08 | 2005-03-15 | Micron Technology, Inc. | Multi-chip module and methods |
US7145223B2 (en) * | 2002-05-22 | 2006-12-05 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
US7180166B2 (en) * | 2004-05-11 | 2007-02-20 | Via Technologies, Inc. | Stacked multi-chip package |
US7180165B2 (en) * | 2003-09-05 | 2007-02-20 | Sanmina, Sci Corporation | Stackable electronic assembly |
US7253026B2 (en) * | 2001-03-05 | 2007-08-07 | Samsung Electronics Co., Ltd. | Ultra-thin semiconductor package device and method for manufacturing the same |
US7262506B2 (en) * | 2001-06-21 | 2007-08-28 | Micron Technology, Inc. | Stacked mass storage flash memory package |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4807894B2 (en) * | 1999-05-31 | 2011-11-02 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US6407458B1 (en) * | 2000-05-04 | 2002-06-18 | Amkor Technology, Inc. | Moisture-resistant integrated circuit chip package and method |
US7202106B2 (en) * | 2004-06-28 | 2007-04-10 | Semiconductor Components Industries, L.L.C. | Multi-chip semiconductor connector and method |
SG136822A1 (en) * | 2006-04-19 | 2007-11-29 | Micron Technology Inc | Integrated circuit devices with stacked package interposers |
US8043894B2 (en) * | 2008-08-26 | 2011-10-25 | Stats Chippac Ltd. | Integrated circuit package system with redistribution layer |
US7843047B2 (en) * | 2008-11-21 | 2010-11-30 | Stats Chippac Ltd. | Encapsulant interposer system with integrated passive devices and manufacturing method therefor |
US8080867B2 (en) * | 2009-10-29 | 2011-12-20 | Stats Chippac Ltd. | Integrated circuit packaging system with stacked integrated circuit and method of manufacture thereof |
US8125063B2 (en) * | 2010-03-08 | 2012-02-28 | Powertech Technology, Inc. | COL package having small chip hidden between leads |
-
2008
- 2008-07-23 US US12/178,023 patent/US20100019362A1/en not_active Abandoned
-
2010
- 2010-11-18 US US12/949,587 patent/US8053883B2/en active Active
-
2011
- 2011-09-26 US US13/245,210 patent/US8198132B2/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5399898A (en) * | 1992-07-17 | 1995-03-21 | Lsi Logic Corporation | Multi-chip semiconductor arrangements using flip chip dies |
US6407456B1 (en) * | 1996-02-20 | 2002-06-18 | Micron Technology, Inc. | Multi-chip device utilizing a flip chip and wire bond assembly |
US6369448B1 (en) * | 2000-01-21 | 2002-04-09 | Lsi Logic Corporation | Vertically integrated flip chip semiconductor package |
US7253026B2 (en) * | 2001-03-05 | 2007-08-07 | Samsung Electronics Co., Ltd. | Ultra-thin semiconductor package device and method for manufacturing the same |
US7262506B2 (en) * | 2001-06-21 | 2007-08-28 | Micron Technology, Inc. | Stacked mass storage flash memory package |
US6867500B2 (en) * | 2002-04-08 | 2005-03-15 | Micron Technology, Inc. | Multi-chip module and methods |
US6781849B2 (en) * | 2002-05-09 | 2004-08-24 | Samsung Electronics Co., Ltd. | Multi-chip package having improved heat spread characteristics and method for manufacturing the same |
US7145223B2 (en) * | 2002-05-22 | 2006-12-05 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
US7180165B2 (en) * | 2003-09-05 | 2007-02-20 | Sanmina, Sci Corporation | Stackable electronic assembly |
US7180166B2 (en) * | 2004-05-11 | 2007-02-20 | Via Technologies, Inc. | Stacked multi-chip package |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120181673A1 (en) * | 2009-08-21 | 2012-07-19 | Stats Chippac, Ltd. | Semiconductor Device and Method of Stacking Die on Leadframe Electrically Connected by Conductive Pillars |
USRE48111E1 (en) | 2009-08-21 | 2020-07-21 | JCET Semiconductor (Shaoxing) Co. Ltd. | Semiconductor device and method of forming interposer frame over semiconductor die to provide vertical interconnect |
USRE48408E1 (en) | 2009-08-21 | 2021-01-26 | Jcet Semiconductor (Shaoxing) Co., Ltd. | Semiconductor device and method of forming interposer frame over semiconductor die to provide vertical interconnect |
US9240380B2 (en) | 2009-08-21 | 2016-01-19 | Stats Chippac, Ltd. | Semiconductor device and method of forming interposer frame over semiconductor die to provide vertical interconnect |
US9177901B2 (en) * | 2009-08-21 | 2015-11-03 | Stats Chippac, Ltd. | Semiconductor device and method of stacking die on leadframe electrically connected by conductive pillars |
US9893045B2 (en) | 2009-08-21 | 2018-02-13 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming interposer frame over semiconductor die to provide vertical interconnect |
US8169058B2 (en) * | 2009-08-21 | 2012-05-01 | Stats Chippac, Ltd. | Semiconductor device and method of stacking die on leadframe electrically connected by conductive pillars |
US20110042798A1 (en) * | 2009-08-21 | 2011-02-24 | Stats Chippac, Ltd. | Semiconductor Device and Method of Stacking Die on Leadframe Electrically Connected by Conductive Pillars |
US8093695B2 (en) * | 2009-09-04 | 2012-01-10 | International Rectifier Corporation | Direct contact leadless flip chip package for high current devices |
US20110057300A1 (en) * | 2009-09-04 | 2011-03-10 | International Rectifier Corporation | Direct contact leadless flip chip package for high current devices |
US8193620B2 (en) * | 2010-02-17 | 2012-06-05 | Analog Devices, Inc. | Integrated circuit package with enlarged die paddle |
US20110198741A1 (en) * | 2010-02-17 | 2011-08-18 | Analog Devices, Inc. | Integrated Circuit Package with Enlarged Die Paddle |
US8815649B2 (en) * | 2010-03-18 | 2014-08-26 | Alpha & Omega Semiconductor Corporation | Multi-layer lead frame package and method of fabrication |
US8530276B2 (en) | 2010-04-26 | 2013-09-10 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for manufacturing a microelectronic device and a microelectronic device thus manufactured |
FR2959350A1 (en) * | 2010-04-26 | 2011-10-28 | Commissariat Energie Atomique | METHOD FOR MANUFACTURING A MICROELECTRONIC DEVICE AND MICROELECTRONIC DEVICE SO MANUFACTURED |
EP2381472A1 (en) * | 2010-04-26 | 2011-10-26 | Commissariat à l'Énergie Atomique et aux Énergies Alternatives | Method for manufacturing a microelectronic device and microelectronic device thus manufactured |
CN103700639A (en) * | 2013-12-31 | 2014-04-02 | 矽力杰半导体技术(杭州)有限公司 | Packaging assembly and manufacturing method thereof |
US9324633B2 (en) | 2013-12-31 | 2016-04-26 | Silergy Semiconductor Technology (Hangzhou) Ltd. | Multi-level package assembly having conductive vias coupled to chip carrier for each level and method for manufacturing the same |
US20150237721A1 (en) * | 2014-02-19 | 2015-08-20 | Carsem (M) Sdn. Bhd. | Stacked electronic packages |
US9640517B2 (en) * | 2014-02-19 | 2017-05-02 | Carsem (M) Sdn. Bhd. | Stacked electronic packages |
CN104269385A (en) * | 2014-10-21 | 2015-01-07 | 矽力杰半导体技术(杭州)有限公司 | Packaging assembly and manufacturing method of packaging assembly |
CN107611119A (en) * | 2017-08-24 | 2018-01-19 | 杰群电子科技(东莞)有限公司 | A kind of semiconductor packing device and its processing method and electronic product |
CN107579055A (en) * | 2017-08-30 | 2018-01-12 | 杰群电子科技(东莞)有限公司 | One kind overlapping encapsulating structure |
CN110707056A (en) * | 2019-09-27 | 2020-01-17 | 矽力杰半导体技术(杭州)有限公司 | Packaging assembly, manufacturing method thereof and packaging assembly of buck converter |
US11302595B2 (en) | 2019-09-27 | 2022-04-12 | Hefei Silergy Semiconductor Technology Co., Ltd. | Package assembly and method for manufacturing the same, package assembly of buck converter |
Also Published As
Publication number | Publication date |
---|---|
US8053883B2 (en) | 2011-11-08 |
US20110062570A1 (en) | 2011-03-17 |
US20120015482A1 (en) | 2012-01-19 |
US8198132B2 (en) | 2012-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8053883B2 (en) | Isolated stacked die semiconductor packages | |
US20090261462A1 (en) | Semiconductor package with stacked die assembly | |
JP2644711B2 (en) | Chip-scale package with metal circuit board | |
US7898067B2 (en) | Pre-molded, clip-bonded multi-die semiconductor package | |
US20110244633A1 (en) | Package assembly for semiconductor devices | |
US7944031B2 (en) | Leadframe-based chip scale semiconductor packages | |
US7846773B2 (en) | Multi-chip semiconductor package | |
US8604610B1 (en) | Flexible power module semiconductor packages | |
US8314480B2 (en) | Stackable semiconductor package with embedded die in pre-molded carrier frame | |
US20100127375A1 (en) | Wafer level chip scale semiconductor packages | |
US7439098B2 (en) | Semiconductor package for encapsulating multiple dies and method of manufacturing the same | |
US7361995B2 (en) | Molded high density electronic packaging structure for high performance applications | |
US7923847B2 (en) | Semiconductor system-in-a-package containing micro-layered lead frame | |
US7888781B2 (en) | Micro-layered lead frame semiconductor packages | |
US8072051B2 (en) | Folded lands and vias for multichip semiconductor packages | |
US8268671B2 (en) | Semiconductor system-in-package and methods for making the same | |
US20120001322A1 (en) | Double molded chip scale package | |
US20110163428A1 (en) | Semiconductor packages with embedded heat sink | |
US7843048B2 (en) | Multi-chip discrete devices in semiconductor packages | |
US20100140773A1 (en) | Stacked chip, micro-layered lead frame semiconductor package | |
US20100276793A1 (en) | High pin density semiconductor system-in-a-package | |
US8482019B2 (en) | Electronic light emitting device and method for fabricating the same | |
US20090294985A1 (en) | Thin chip scale semiconductor package | |
JP5271402B2 (en) | Manufacturing method of semiconductor device | |
JP2009100004A (en) | Method of manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION,MAINE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GALERA, MANOLITO FABRES;ALABIN, LEOCADIO MORONA;REEL/FRAME:023898/0228 Effective date: 20080804 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:057694/0374 Effective date: 20210722 |