US20100118465A1 - Method of Manufacturing Silicon Topological Capacitors - Google Patents
Method of Manufacturing Silicon Topological Capacitors Download PDFInfo
- Publication number
- US20100118465A1 US20100118465A1 US11/679,580 US67958007A US2010118465A1 US 20100118465 A1 US20100118465 A1 US 20100118465A1 US 67958007 A US67958007 A US 67958007A US 2010118465 A1 US2010118465 A1 US 2010118465A1
- Authority
- US
- United States
- Prior art keywords
- etching
- capacitive element
- capacitive elements
- substrate
- capacitive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 59
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims description 30
- 229910052710 silicon Inorganic materials 0.000 title claims description 30
- 239000010703 silicon Substances 0.000 title claims description 30
- 238000000034 method Methods 0.000 claims abstract description 44
- 239000000758 substrate Substances 0.000 claims description 33
- 238000005530 etching Methods 0.000 claims description 29
- 238000000151 deposition Methods 0.000 claims description 10
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- 229920005591 polysilicon Polymers 0.000 claims description 9
- 239000004020 conductor Substances 0.000 claims description 7
- 230000004888 barrier function Effects 0.000 claims description 6
- 238000009792 diffusion process Methods 0.000 claims description 6
- 238000009413 insulation Methods 0.000 claims description 6
- 239000000565 sealant Substances 0.000 claims description 6
- 238000009966 trimming Methods 0.000 claims description 6
- 239000010409 thin film Substances 0.000 claims description 3
- 238000000137 annealing Methods 0.000 claims description 2
- 238000010891 electric arc Methods 0.000 claims description 2
- 238000011049 filling Methods 0.000 claims description 2
- 230000001590 oxidative effect Effects 0.000 claims description 2
- 230000002787 reinforcement Effects 0.000 claims description 2
- 238000000708 deep reactive-ion etching Methods 0.000 abstract description 5
- 230000008901 benefit Effects 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 239000000356 contaminant Substances 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 229910004205 SiNX Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000004146 energy storage Methods 0.000 description 2
- 229910052451 lead zirconate titanate Inorganic materials 0.000 description 2
- 238000005459 micromachining Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000003973 paint Substances 0.000 description 2
- 230000002035 prolonged effect Effects 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 238000009623 Bosch process Methods 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000007123 defense Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- HFGPZNIAWCZYJU-UHFFFAOYSA-N lead zirconate titanate Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ti+4].[Zr+4].[Pb+2] HFGPZNIAWCZYJU-UHFFFAOYSA-N 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000003014 reinforcing effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/002—Details
- H01G4/005—Electrodes
- H01G4/01—Form of self-supporting electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/33—Thin- or thick-film capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/66181—Conductor-insulator-semiconductor capacitors, e.g. trench capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/75—Electrodes comprising two or more layers, e.g. comprising a barrier layer and a metal layer
Definitions
- the capacitor is one of the most important elements in electronics and is routinely used in dynamic random access memory circuits (DRAM), integrated circuits (IC) and energy storage devices.
- DRAM dynamic random access memory circuits
- IC integrated circuits
- Capacitors which consist of two conductors separated by an insulator, are considered a simple electronic component.
- producing capacitors in a chip requires highly specialized process steps.
- Prior art approaches to mass production of chip capacitors has resulted in the development of the trench capacitor.
- the plate electrode of the storage capacitor is inside the trench, and the storage electrode is in the substrate silicon.
- a dielectric film is then formed over the surface of the plate electrode.
- the upper place electrode of the capacitor is a polysilicon layer extending into the trench, thereby forming a capacitor for use as a memory cell.
- the functionality of capacitors relies on large surface areas. Alternating the deposition of the conductor and insulator on the silicon substrate to enhance capacity and/or using high dielectric constant materials as insulators are commonly employed in the art to form large capacitors.
- topological enhancement involves using a very large number of small, deep holes in the substrate as shown with reference to FIG. 1 .
- These deeps holes are commonly known as trench capacitors, which refers to the capacitors built into a trench etched in the semiconductor substrate.
- MEMS microelectromechanical systems
- the goal is to etch deep structures anisotropically with high etch rates and high selectivity to the mask while maintaining good uniformity across the wafer.
- topological enhancement utilizing a large number of small, deep holes fulfills the requirement to provide large capacitors, but creates additional inherent problems.
- the high aspect ratio deep holes produced by methods known in the art are difficult to clean in the production process and the resulting contamination eventually degrades the capacitor.
- MEMS switching converters are known in the art. There are many benefits to a MEMS implementation for switching converters, these benefits include; no voltage loss due to p-n junction, low ohm losses, radiation resistance, ability to convert voltage up and down, prolonged operation using hermetic seal with He gas, prolonged operation using Ir contacts, ability to charge all capacitors simultaneously or based on charge transfer, only simple vibrations needed to drive the circuits, need for two power supplies for some converters. However, larger surface area and low tolerance valued capacitors are required to realize these circuits.
- Prior art topological enhancement techniques utilize a very large number of small, deep holes to fabricate large surface area, low tolerance value, capacitors for use in MEMS switching converters.
- Silicon surface-micromachining techniques are known in the art for establishing the small, deep holes for the prior art topological capacitors. These techniques include the Bosch process, also known as deep reactive ion etching, it additional to other silicon surface-micromachining techniques. These processes rely on the anisotropic etching of silicon; which means eroding the silicon wafer at different rates in different directions, so there is more control of the shape produced.
- the high aspect ratio deep holes in the silicon substrate formed by the prior art techniques are easily oxidized using thermal oxidation, and coating the surface conductive layers in deep holes is difficult to implement.
- the deep holes formed by the prior art methods are also difficult to clean without leaving contaminants in the holes. These contaminants reduce the lifetime of the device. Additionally, it is difficult to trim the capacitance value of the topologically enhanced capacitor fabricated utilizing the prior art methods.
- the present invention provides a method of fabricating a topological capacitor, the method includes the steps of providing a silicon substrate having a top surface, depositing an etch mask on the top surface of the substrate, the etch mask further comprising etch lines defining a plurality of capacitive elements of a plurality of capacitive element groups and etch lines defining the plurality of capacitive element groups, wherein the width of the etch lines defining the plurality of capacitive element groups is greater than the width of the etch lines defining the plurality of capacitive elements within the group and anisotropically etching the substrate top surface identified by the etch mask to form a plurality of spaced pillar capacitive elements and a plurality of capacitive element groups.
- the spaced pillar capacitive elements are defined as being spaced vertical protrusions. These spaced pillars may form many shapes, including, but not limited to, columns, poles or plates.
- the method includes thermally oxidizing the etched substrate top surface, depositing a diffusion barrier adjacent to the oxidized surface, depositing a conductive layer adjacent to the diffusion barrier and depositing a polysilicon layer adjacent to the conductive layer thereby forming a topological capacitor having a plurality of capacitive elements and a plurality of capacitive element groups.
- the deposited polysilicon layer may then be annealed.
- the step of anisotropically etching the substrate top surface further includes, etching the etch lines defining the plurality of capacitive elements to a depth such that a layer of the conductive silicon substrate remains between the capacitive elements and etching the etch lines defining the plurality of capacitive element groups to a depth such that the capacitive element groups are no longer connected with a conductive silicon layer.
- etching the etch lines defining the capacitive elements and etching the etch lines defining the capacitive element groups are performed substantially simultaneously, or in the same etch step.
- the substrate may further include an insulation layer adjacent the bottom surface of the substrate and the step of etching the lines defining the plurality of capacitive element group comprises may further include etching to the depth of the insulation layer.
- a sealant layer may be provided
- anisotropically etching the substrate top surface further includes anisotropically etching using scalloping vertical walls.
- the capacitance value of the capacitive element group may be adjusted, or trimmed, by breaking off one or more of the spaced pillar capacitive elements. A sealant may then be applied to prevent arch discharge from the broken pillar.
- the method in accordance with the present invention provides for electrical isolation between one group of capacitive elements and another group of capacitive elements.
- the etch rate is controlled such that the conductive substrate between the groups is etched away.
- a laser trimmer is used to trim the deposited conductive layer between the groups as necessary for the particular application.
- a connection between the topological capacitor and other circuit elements can be made by wire bonding a terminal to one of the spaced pillar capacitive elements.
- This particular connecting pillar may be fabricated to be larger than the other pillars in the group.
- the space between the spaced pillar capacitive elements may be filled with a dielectric resist and a connection may be provided with a thin film conductor.
- the reversed surface topology employed by the present invention has many advantages, including: ease of cleaning the entire surface of the topology, higher reliability due to less contamination of the entire surface, ease of producing the desired topology, ease of trimming capacitance values by breaking off one or more poles, ease or preventing arc discharge after trimming using sealant or paint, ease of reinforcing structural strength also using sealant or paint application, and ease of enhancing the surface area of the capacitor using scalloping vertical walls techniques.
- FIG. 1 is a diagrammatic view of the deep hole surface enhancement as is known in the Prior Art.
- FIG. 2 is a diagrammatic view of MEMS switching array converters as known in the Prior Art.
- FIG. 3 is a diagrammatic view of the reversed topology surface enhancement in accordance with the present invention.
- FIG. 4 is a diagrammatic view of a nine-capacitor formation after the anisotropic etching process in accordance with the present invention.
- FIG. 5 is an illustration of a section of the capacitor formation in accordance with the present invention having a non-common ground capacitor.
- Deep-hole capacitors are fabricated on a silicon substrate 11 as shown with reference to FIG. 1 .
- Deep reactive ion etching or other chemical etching makes the deep holes 21 on the silicon substrate.
- the surface of the topologies are then exposed to oxygen in combination with a high temperature profile and therefore oxidized thermally.
- the nature of thermal oxidation covers the entire surface with a uniform SiO 2 layer 13 .
- the SiNx is coated by chemical vapor deposition as a diffusion barrier 15 .
- another layer polysilicon glass (PSG) 17 is deposited on the surface by chemical vapor deposition.
- the PSG provides doping material for the silicon layer, thereby creating a conductive electrode.
- the final layer 19 is polysilicon deposited by chemical vapor deposition.
- the four-layered coated topological capacitor is then annealed, so that the last layer or polysilicon will be phosphor doped and act as one electrode.
- the deep hole is then filed with a dielectric material 21 .
- the other electrode is the doped silicon substrate which in combination forms a large topological capacitor.
- the capacitor as described above in the prior art is functional, however, the deep holes that are formed by the etching process are hard to clean and the process results in residual contaminants in the holes.
- ground electrode associated with the prior art method is hard to isolate for some non-electronic DC voltage converters.
- capacitors must be ground isolated for use as non-electronic voltage converters/transducers as shown with reference to the schematics of FIG. 2 .
- the circuit diagrams shown in FIG. 2 , the parallel series converter 41 and the charge transfer converter 43 illustrate the AC transformer for DC circuits.
- DC energy converts low or high voltage without loss.
- a novel method to fabricate topological capacitors is provided.
- the fabrication method of the instant invention is based upon a reversed surface topology using the Bosch, or deep reactive ion etch, process or an equivalent as shown with reference to FIG. 3 .
- the etching rates of the deep reactive ion etching process depend upon the opening dimensions. Accordingly, the etching rate of a 2 ⁇ m opening has a lower etching rate than that of a 5 ⁇ m opening.
- the area within one group of the street of the topological capacitor elements in accordance with the present invention is narrower than the streets between the capacitive element groups.
- the trenches between the groups 57 are deeper than those existing within the same groups 56 .
- the deeper trenches reach the bottom of the silicon layer or insulation layers 53 and all groups are electrically separated. While within the groups, conducting silicon layers 55 remain and conduct displacement currents as shown with reference to FIG. 4 . Accordingly, a group of capacitive elements 65 are formed by individual capacitive elements 67 separated by a trench extending to the insulative interface 53 .
- the silicon surface 11 is exposed to high temperature in an oxygen atmosphere thereby forming a very thin layer of thermal oxide 13 , approximately 20 nm thick.
- the surface is coated with SiNx to create the diffusion barrier 15 .
- the surface is covered by PSG as a dopant source 17 following polysilicon or conductive silicon as a top electrode 19 after high temperature annealing.
- the conductive silicon substrate 11 is utilized as a bottom electrode, but in accordance with the method of the present invention, the bottom electrode is already isolated between a group of stems or poles (one capacitor) from other capacitor due to the varying etching rates made possible by the varied etch widths.
- a top silicon conductor 19 is isolated using the laser trimmer 61 .
- a larger stem or pole may be used for connection terminals.
- a wire bonder provides the connections without filling, or thin film conductors provide the connections after being filled by dielectric resist or equivalents.
- the process in accordance with the present invention establishes etched protrusions, which may take the shape of columns 27 , pillars, poles or partial walls 25 .
- a solution to the problems of the prior art is based on the reversed topology as shown with reference to FIG. 3 .
- many partial walls 25 in slotted structures are shown in 31 and many poles or stems 27 are shown in 33 .
- These capacitors are used for the parallel series converter 41 and charge transfer converters 43 as shown in FIG. 2 .
- the capacitors in these converters cannot share a common ground. These capacitors also require strict tolerances.
- Trimming the capacitor is achieved by breaking a few plates 25 or poles 27 as shown in FIG. 2 .
- Each group of poles or plates or combinations forms one capacitor.
- the wider streets between groups are deeper etched than the narrow street within a group and reach insulation layer 53 , so that each capacitor ground is separated.
- the grounds between the groups are electrically separated by deeper channel 57 .
- Laser trimming 61 as shown in FIG. 5 isolates the top silicon electrode.
- the top and bottom electrodes are connected to the switching circuits using larger stem pad 59 as shown in FIG. 4 .
- the substrate may have additional backside support 51 as shown with reference to FIG. 5 .
Abstract
Description
- This application is a continuation of International Application No. PCT/US 2005/030715 entitled, “Method of Manufacturing Silicon Topological Capacitors”, filed Aug. 29, 2005, which claims the benefit of priority to U.S. Provisional Patent Application 60/522,186, entitled, “Silicon Topological Capacitors”, filed Aug. 27, 2004, the contents of which are herein incorporated by reference.
- This invention was made with Government support under Grant No. DASG60-00-C-0089 awarded by the U.S. Space and Missile Defense Command. The Government has certain rights in the invention.
- The capacitor is one of the most important elements in electronics and is routinely used in dynamic random access memory circuits (DRAM), integrated circuits (IC) and energy storage devices. Capacitors, which consist of two conductors separated by an insulator, are considered a simple electronic component. However, producing capacitors in a chip requires highly specialized process steps. Prior art approaches to mass production of chip capacitors has resulted in the development of the trench capacitor.
- It is known in the art to produce trench capacitors utilizing anisotropic etching of a silicon substrate. In the conventional trench capacitor cell, the plate electrode of the storage capacitor is inside the trench, and the storage electrode is in the substrate silicon. A dielectric film is then formed over the surface of the plate electrode. Typically, the upper place electrode of the capacitor is a polysilicon layer extending into the trench, thereby forming a capacitor for use as a memory cell. However, the functionality of capacitors relies on large surface areas. Alternating the deposition of the conductor and insulator on the silicon substrate to enhance capacity and/or using high dielectric constant materials as insulators are commonly employed in the art to form large capacitors. However, multi-layer depositions are not always suitable for integrated circuits and high dielectric constant materials, such as lead zirconate titanate (PZT) are not compatible with integrated circuits. To overcome these disadvantages, one of the simple solutions known in the art is the topological enhancement of the substrate surface. Topological enhancement involves using a very large number of small, deep holes in the substrate as shown with reference to
FIG. 1 . These deeps holes are commonly known as trench capacitors, which refers to the capacitors built into a trench etched in the semiconductor substrate. By utilizing a trench configuration, the surface area of the capacitor can be expanded, thereby increasing the capacitance, without increasing the area of the wafer needed to form the capacitor. - Plasma etching of high aspect ratio (depth-to-width) structures in silicon, such as deep trenches and holes, is a crucial step in manufacturing trench capacitors for memory devices, and integrated components for microelectromechanical systems (MEMS). In these applications, the goal is to etch deep structures anisotropically with high etch rates and high selectivity to the mask while maintaining good uniformity across the wafer.
- The method of topological enhancement utilizing a large number of small, deep holes fulfills the requirement to provide large capacitors, but creates additional inherent problems. The high aspect ratio deep holes produced by methods known in the art are difficult to clean in the production process and the resulting contamination eventually degrades the capacitor.
- While the required capacitance values remain relatively small for the integration of DRAM and transistors, other applications, such as energy storage capacitors, often require large capacitance values with smaller tolerances. A large capacitor inherently requires a larger surface area. In addition, many capacitors must be ground isolated for use as non-electronic voltage converters and transducers. In an AC transformer for DC circuits, the DC energy converts low or high voltage without loss. Therefore, a micromechanical switching circuit would exhibit advantages over conventional electronic switching devices for some applications.
- MEMS switching converters are known in the art. There are many benefits to a MEMS implementation for switching converters, these benefits include; no voltage loss due to p-n junction, low ohm losses, radiation resistance, ability to convert voltage up and down, prolonged operation using hermetic seal with He gas, prolonged operation using Ir contacts, ability to charge all capacitors simultaneously or based on charge transfer, only simple vibrations needed to drive the circuits, need for two power supplies for some converters. However, larger surface area and low tolerance valued capacitors are required to realize these circuits.
- Prior art topological enhancement techniques utilize a very large number of small, deep holes to fabricate large surface area, low tolerance value, capacitors for use in MEMS switching converters. Silicon surface-micromachining techniques are known in the art for establishing the small, deep holes for the prior art topological capacitors. These techniques include the Bosch process, also known as deep reactive ion etching, it additional to other silicon surface-micromachining techniques. These processes rely on the anisotropic etching of silicon; which means eroding the silicon wafer at different rates in different directions, so there is more control of the shape produced. However, the high aspect ratio deep holes in the silicon substrate formed by the prior art techniques are easily oxidized using thermal oxidation, and coating the surface conductive layers in deep holes is difficult to implement. The deep holes formed by the prior art methods are also difficult to clean without leaving contaminants in the holes. These contaminants reduce the lifetime of the device. Additionally, it is difficult to trim the capacitance value of the topologically enhanced capacitor fabricated utilizing the prior art methods.
- Accordingly, what is needed in the art is an improved fabrication method for topological capacitors that overcomes the problems in the prior art.
- The present invention provides a method of fabricating a topological capacitor, the method includes the steps of providing a silicon substrate having a top surface, depositing an etch mask on the top surface of the substrate, the etch mask further comprising etch lines defining a plurality of capacitive elements of a plurality of capacitive element groups and etch lines defining the plurality of capacitive element groups, wherein the width of the etch lines defining the plurality of capacitive element groups is greater than the width of the etch lines defining the plurality of capacitive elements within the group and anisotropically etching the substrate top surface identified by the etch mask to form a plurality of spaced pillar capacitive elements and a plurality of capacitive element groups. The spaced pillar capacitive elements are defined as being spaced vertical protrusions. These spaced pillars may form many shapes, including, but not limited to, columns, poles or plates. After the spaced pillar capacitive elements are formed, the method includes thermally oxidizing the etched substrate top surface, depositing a diffusion barrier adjacent to the oxidized surface, depositing a conductive layer adjacent to the diffusion barrier and depositing a polysilicon layer adjacent to the conductive layer thereby forming a topological capacitor having a plurality of capacitive elements and a plurality of capacitive element groups. The deposited polysilicon layer may then be annealed.
- It is known in the art of anisotropic etching that the more narrow the etch trace, the slower the progress of etch process into the silicon substrate. As such, in accordance with the present invention the step of anisotropically etching the substrate top surface further includes, etching the etch lines defining the plurality of capacitive elements to a depth such that a layer of the conductive silicon substrate remains between the capacitive elements and etching the etch lines defining the plurality of capacitive element groups to a depth such that the capacitive element groups are no longer connected with a conductive silicon layer. These varying etch rates are made possible by varying the width of the etch trace patterned on the surface of the substrate. In a particular embodiment, the steps of etching the etch lines defining the capacitive elements and etching the etch lines defining the capacitive element groups are performed substantially simultaneously, or in the same etch step.
- In an additional embodiment, the substrate may further include an insulation layer adjacent the bottom surface of the substrate and the step of etching the lines defining the plurality of capacitive element group comprises may further include etching to the depth of the insulation layer.
- To provide additional structural reinforcement to the topological capacitor in accordance with the present invention, a sealant layer may be provided
- To further enhance the surface area of the capacitive elements, anisotropically etching the substrate top surface further includes anisotropically etching using scalloping vertical walls.
- Once the capacitive elements and capacitive element groups are defined by the etching process, the capacitance value of the capacitive element group may be adjusted, or trimmed, by breaking off one or more of the spaced pillar capacitive elements. A sealant may then be applied to prevent arch discharge from the broken pillar.
- The method in accordance with the present invention provides for electrical isolation between one group of capacitive elements and another group of capacitive elements. By varying the width of the paths between the groups and the elements, the etch rate is controlled such that the conductive substrate between the groups is etched away. To isolate the top deposited conductor, a laser trimmer is used to trim the deposited conductive layer between the groups as necessary for the particular application.
- A connection between the topological capacitor and other circuit elements can be made by wire bonding a terminal to one of the spaced pillar capacitive elements. This particular connecting pillar may be fabricated to be larger than the other pillars in the group. Alternatively, the space between the spaced pillar capacitive elements may be filled with a dielectric resist and a connection may be provided with a thin film conductor.
- While the surface area of the capacitor utilizing the method in accordance with the present invention remains the same, the reversed surface topology employed by the present invention has many advantages, including: ease of cleaning the entire surface of the topology, higher reliability due to less contamination of the entire surface, ease of producing the desired topology, ease of trimming capacitance values by breaking off one or more poles, ease or preventing arc discharge after trimming using sealant or paint, ease of reinforcing structural strength also using sealant or paint application, and ease of enhancing the surface area of the capacitor using scalloping vertical walls techniques.
- For a fuller understanding of the invention, reference should be made to the following detailed description, taken in connection with the accompanying drawings, in which:
-
FIG. 1 is a diagrammatic view of the deep hole surface enhancement as is known in the Prior Art. -
FIG. 2 is a diagrammatic view of MEMS switching array converters as known in the Prior Art. -
FIG. 3 is a diagrammatic view of the reversed topology surface enhancement in accordance with the present invention. -
FIG. 4 is a diagrammatic view of a nine-capacitor formation after the anisotropic etching process in accordance with the present invention. -
FIG. 5 is an illustration of a section of the capacitor formation in accordance with the present invention having a non-common ground capacitor. - Deep-hole capacitors, as known in the prior art, are fabricated on a
silicon substrate 11 as shown with reference toFIG. 1 . Deep reactive ion etching or other chemical etching makes thedeep holes 21 on the silicon substrate. The surface of the topologies are then exposed to oxygen in combination with a high temperature profile and therefore oxidized thermally. The nature of thermal oxidation covers the entire surface with a uniform SiO2 layer 13. Then, the SiNx is coated by chemical vapor deposition as adiffusion barrier 15. Next, another layer polysilicon glass (PSG) 17 is deposited on the surface by chemical vapor deposition. The PSG provides doping material for the silicon layer, thereby creating a conductive electrode. Thefinal layer 19 is polysilicon deposited by chemical vapor deposition. The four-layered coated topological capacitor is then annealed, so that the last layer or polysilicon will be phosphor doped and act as one electrode. In a specific embodiment, the deep hole is then filed with adielectric material 21. The other electrode is the doped silicon substrate which in combination forms a large topological capacitor. - The capacitor as described above in the prior art is functional, however, the deep holes that are formed by the etching process are hard to clean and the process results in residual contaminants in the holes.
- Additionally, the ground electrode associated with the prior art method is hard to isolate for some non-electronic DC voltage converters. In some applications, capacitors must be ground isolated for use as non-electronic voltage converters/transducers as shown with reference to the schematics of
FIG. 2 . The circuit diagrams shown inFIG. 2 , theparallel series converter 41 and thecharge transfer converter 43, illustrate the AC transformer for DC circuits. Thus, DC energy converts low or high voltage without loss. - In accordance with the present invention, a novel method to fabricate topological capacitors is provided. The fabrication method of the instant invention is based upon a reversed surface topology using the Bosch, or deep reactive ion etch, process or an equivalent as shown with reference to
FIG. 3 . It is known that the etching rates of the deep reactive ion etching process depend upon the opening dimensions. Accordingly, the etching rate of a 2 μm opening has a lower etching rate than that of a 5 μm opening. Taking advantage of this principle, the area within one group of the street of the topological capacitor elements in accordance with the present invention is narrower than the streets between the capacitive element groups. Therefore, the trenches between thegroups 57 are deeper than those existing within thesame groups 56. The deeper trenches reach the bottom of the silicon layer or insulation layers 53 and all groups are electrically separated. While within the groups, conductingsilicon layers 55 remain and conduct displacement currents as shown with reference toFIG. 4 . Accordingly, a group ofcapacitive elements 65 are formed by individualcapacitive elements 67 separated by a trench extending to theinsulative interface 53. - With reference to
FIG. 5 , after establishing the protrusions to form the capacitive elements utilizing a deep reactive ion etching process, thesilicon surface 11 is exposed to high temperature in an oxygen atmosphere thereby forming a very thin layer ofthermal oxide 13, approximately 20 nm thick. Next, the surface is coated with SiNx to create thediffusion barrier 15. Next, the surface is covered by PSG as adopant source 17 following polysilicon or conductive silicon as atop electrode 19 after high temperature annealing. Theconductive silicon substrate 11 is utilized as a bottom electrode, but in accordance with the method of the present invention, the bottom electrode is already isolated between a group of stems or poles (one capacitor) from other capacitor due to the varying etching rates made possible by the varied etch widths. Next, atop silicon conductor 19 is isolated using thelaser trimmer 61. A larger stem or pole may be used for connection terminals. A wire bonder provides the connections without filling, or thin film conductors provide the connections after being filled by dielectric resist or equivalents. - As shown with reference to
FIG. 3 , the process in accordance with the present invention establishes etched protrusions, which may take the shape ofcolumns 27, pillars, poles orpartial walls 25. In accordance with the present invention, a solution to the problems of the prior art is based on the reversed topology as shown with reference toFIG. 3 . As shown inFIG. 2 , manypartial walls 25 in slotted structures are shown in 31 and many poles or stems 27 are shown in 33. These capacitors are used for theparallel series converter 41 andcharge transfer converters 43 as shown inFIG. 2 . The capacitors in these converters cannot share a common ground. These capacitors also require strict tolerances. Trimming the capacitor is achieved by breaking afew plates 25 orpoles 27 as shown inFIG. 2 . Each group of poles or plates or combinations forms one capacitor. As shown inFIG. 4 andFIG. 5 , the wider streets between groups are deeper etched than the narrow street within a group and reachinsulation layer 53, so that each capacitor ground is separated. Thus, the grounds between the groups are electrically separated bydeeper channel 57. Laser trimming 61 as shown inFIG. 5 isolates the top silicon electrode. The top and bottom electrodes are connected to the switching circuits usinglarger stem pad 59 as shown inFIG. 4 . The substrate may haveadditional backside support 51 as shown with reference toFIG. 5 . - It will be seen that the advantages set forth above, and those made apparent from the foregoing description, are efficiently attained and since certain changes may be made in the above construction without departing from the scope of the invention, it is intended that all matters contained in the foregoing description or shown in the accompanying drawings shall be interpreted as illustrative and not in a limiting sense.
- It is also to be understood that the following claims are intended to cover all of the generic and specific features of the invention herein described, and all statements of the scope of the invention which, as a matter of language, might be said to fall therebetween. Now that the invention has been described,
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/679,580 US7829409B2 (en) | 2004-08-27 | 2007-02-27 | Method of manufacturing silicon topological capacitors |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US52218604P | 2004-08-27 | 2004-08-27 | |
PCT/US2005/030715 WO2007027169A2 (en) | 2005-08-30 | 2005-08-30 | Method of manufacturing silicon topological capacitors |
US11/679,580 US7829409B2 (en) | 2004-08-27 | 2007-02-27 | Method of manufacturing silicon topological capacitors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2005/030715 Continuation WO2007027169A2 (en) | 2004-08-27 | 2005-08-30 | Method of manufacturing silicon topological capacitors |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100118465A1 true US20100118465A1 (en) | 2010-05-13 |
US7829409B2 US7829409B2 (en) | 2010-11-09 |
Family
ID=37809307
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/679,580 Expired - Fee Related US7829409B2 (en) | 2004-08-27 | 2007-02-27 | Method of manufacturing silicon topological capacitors |
Country Status (2)
Country | Link |
---|---|
US (1) | US7829409B2 (en) |
WO (1) | WO2007027169A2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110001217A1 (en) * | 2008-02-20 | 2011-01-06 | Nxp B.V. | Ultra high density capacity comprising pillar-shaped capacitors formed on both sides of a substrate |
CN103337380A (en) * | 2013-04-11 | 2013-10-02 | 北京大学 | Novel silicon based super-capacitor and preparation method thereof |
US20150364538A1 (en) * | 2014-06-13 | 2015-12-17 | Invensas Corporation | Making multilayer 3d capacitors using arrays of upstanding rods or ridges |
CN110943164A (en) * | 2018-09-21 | 2020-03-31 | 台湾积体电路制造股份有限公司 | Capacitor and forming method thereof |
US20210091171A1 (en) * | 2019-09-20 | 2021-03-25 | Kabushiki Kaisha Toshiba | Capacitor and etching method |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101963285B1 (en) * | 2017-04-26 | 2019-03-28 | 삼성전기주식회사 | Capacitor and board having the same |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4830978A (en) * | 1987-03-16 | 1989-05-16 | Texas Instruments Incorporated | Dram cell and method |
US5006909A (en) * | 1989-10-30 | 1991-04-09 | Motorola, Inc. | Dram with a vertical capacitor and transistor |
US5065273A (en) * | 1990-12-04 | 1991-11-12 | International Business Machines Corporation | High capacity DRAM trench capacitor and methods of fabricating same |
US5103276A (en) * | 1988-06-01 | 1992-04-07 | Texas Instruments Incorporated | High performance composed pillar dram cell |
US5821142A (en) * | 1996-04-08 | 1998-10-13 | Vanguard International Semiconductor | Method for forming a capacitor with a multiple pillar structure |
US5888864A (en) * | 1996-10-22 | 1999-03-30 | Hyundai Electronics Industries Co., Ltd. | Manufacturing method of DRAM Cell formed on an insulating layer having a vertical channel |
US5920777A (en) * | 1994-11-21 | 1999-07-06 | Lg Semicon Co., Ltd. | Semiconductor memory device and method of manufacturing the same |
US5929477A (en) * | 1997-01-22 | 1999-07-27 | International Business Machines Corporation | Self-aligned diffused source vertical transistors with stack capacitors in a 4F-square memory cell array |
US5977579A (en) * | 1998-12-03 | 1999-11-02 | Micron Technology, Inc. | Trench dram cell with vertical device and buried word lines |
US5981350A (en) * | 1998-05-29 | 1999-11-09 | Micron Technology, Inc. | Method for forming high capacitance memory cells |
US5985729A (en) * | 1997-09-02 | 1999-11-16 | Texas Instruments - Acer Incorporated | Method for manufacturing a capacitor of a trench DRAM cell |
US6137128A (en) * | 1998-06-09 | 2000-10-24 | International Business Machines Corporation | Self-isolated and self-aligned 4F-square vertical fet-trench dram cells |
US6255684B1 (en) * | 1997-05-02 | 2001-07-03 | Infineon Technologies Ag | DRAM cell configuration and method for its production |
US6492221B1 (en) * | 1998-09-30 | 2002-12-10 | Infineon, Ag | DRAM cell arrangement |
US6707092B2 (en) * | 2001-07-16 | 2004-03-16 | Masayoshi Sasaki | Semiconductor memory having longitudinal cell structure |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0123751B1 (en) * | 1993-10-07 | 1997-11-25 | 김광호 | Semiconductor device and the fabricating method thereof |
US6423596B1 (en) * | 1998-09-29 | 2002-07-23 | Texas Instruments Incorporated | Method for two-sided fabrication of a memory array |
-
2005
- 2005-08-30 WO PCT/US2005/030715 patent/WO2007027169A2/en active Application Filing
-
2007
- 2007-02-27 US US11/679,580 patent/US7829409B2/en not_active Expired - Fee Related
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4830978A (en) * | 1987-03-16 | 1989-05-16 | Texas Instruments Incorporated | Dram cell and method |
US5103276A (en) * | 1988-06-01 | 1992-04-07 | Texas Instruments Incorporated | High performance composed pillar dram cell |
US5006909A (en) * | 1989-10-30 | 1991-04-09 | Motorola, Inc. | Dram with a vertical capacitor and transistor |
US5065273A (en) * | 1990-12-04 | 1991-11-12 | International Business Machines Corporation | High capacity DRAM trench capacitor and methods of fabricating same |
US5920777A (en) * | 1994-11-21 | 1999-07-06 | Lg Semicon Co., Ltd. | Semiconductor memory device and method of manufacturing the same |
US5821142A (en) * | 1996-04-08 | 1998-10-13 | Vanguard International Semiconductor | Method for forming a capacitor with a multiple pillar structure |
US5888864A (en) * | 1996-10-22 | 1999-03-30 | Hyundai Electronics Industries Co., Ltd. | Manufacturing method of DRAM Cell formed on an insulating layer having a vertical channel |
US5929477A (en) * | 1997-01-22 | 1999-07-27 | International Business Machines Corporation | Self-aligned diffused source vertical transistors with stack capacitors in a 4F-square memory cell array |
US6255684B1 (en) * | 1997-05-02 | 2001-07-03 | Infineon Technologies Ag | DRAM cell configuration and method for its production |
US5985729A (en) * | 1997-09-02 | 1999-11-16 | Texas Instruments - Acer Incorporated | Method for manufacturing a capacitor of a trench DRAM cell |
US5981350A (en) * | 1998-05-29 | 1999-11-09 | Micron Technology, Inc. | Method for forming high capacitance memory cells |
US6137128A (en) * | 1998-06-09 | 2000-10-24 | International Business Machines Corporation | Self-isolated and self-aligned 4F-square vertical fet-trench dram cells |
US6492221B1 (en) * | 1998-09-30 | 2002-12-10 | Infineon, Ag | DRAM cell arrangement |
US5977579A (en) * | 1998-12-03 | 1999-11-02 | Micron Technology, Inc. | Trench dram cell with vertical device and buried word lines |
US6707092B2 (en) * | 2001-07-16 | 2004-03-16 | Masayoshi Sasaki | Semiconductor memory having longitudinal cell structure |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110001217A1 (en) * | 2008-02-20 | 2011-01-06 | Nxp B.V. | Ultra high density capacity comprising pillar-shaped capacitors formed on both sides of a substrate |
US8227847B2 (en) * | 2008-02-20 | 2012-07-24 | Nxp B.V. | Ultra high density capacity comprising pillar-shaped capacitors formed on both sides of a substrate |
CN103337380A (en) * | 2013-04-11 | 2013-10-02 | 北京大学 | Novel silicon based super-capacitor and preparation method thereof |
US20150364538A1 (en) * | 2014-06-13 | 2015-12-17 | Invensas Corporation | Making multilayer 3d capacitors using arrays of upstanding rods or ridges |
US9412806B2 (en) * | 2014-06-13 | 2016-08-09 | Invensas Corporation | Making multilayer 3D capacitors using arrays of upstanding rods or ridges |
US9865675B2 (en) | 2014-06-13 | 2018-01-09 | Invensas Corporation | Making multilayer 3D capacitors using arrays of upstanding rods or ridges |
CN110943164A (en) * | 2018-09-21 | 2020-03-31 | 台湾积体电路制造股份有限公司 | Capacitor and forming method thereof |
US11329125B2 (en) * | 2018-09-21 | 2022-05-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit including trench capacitor |
US20210091171A1 (en) * | 2019-09-20 | 2021-03-25 | Kabushiki Kaisha Toshiba | Capacitor and etching method |
US11688557B2 (en) * | 2019-09-20 | 2023-06-27 | Kabushiki Kaisha Toshiba | Capacitor and etching method |
Also Published As
Publication number | Publication date |
---|---|
WO2007027169A3 (en) | 2009-04-16 |
US7829409B2 (en) | 2010-11-09 |
WO2007027169A2 (en) | 2007-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6498381B2 (en) | Semiconductor structures having multiple conductive layers in an opening, and methods for fabricating same | |
US7402907B2 (en) | Semiconductor device and manufacturing method thereof | |
US6437385B1 (en) | Integrated circuit capacitor | |
US7829409B2 (en) | Method of manufacturing silicon topological capacitors | |
KR20070118626A (en) | Production of a carrier wafer contact in trench insulated integrated soi circuits having high-voltage components | |
US20090174040A1 (en) | Sacrificial pillar dielectric platform | |
EP3627558B1 (en) | Double-sided capacitor and manufacturing method therefor | |
CN103346141A (en) | Semiconductor device integrated with capacitor | |
US20060255391A1 (en) | Method of forming a reliable high performance capacitor using an isotropic etching process | |
TW200423208A (en) | Semiconductor device and the manufacturing method thereof | |
US8048760B2 (en) | Semiconductor structure and method of manufacture | |
US6448604B1 (en) | Integrated adjustable capacitor | |
CN1988158A (en) | Flat plate capacitor and its realizing method | |
TW201803020A (en) | Method for manufacturing semiconductor device | |
US20130064400A1 (en) | Silicon microphone with integrated back side cavity | |
KR100396131B1 (en) | Method of manufacturing a semiconductor device | |
US8501578B2 (en) | Semiconductor structure formed without requiring thermal oxidation | |
JP2001320026A (en) | Semiconductor device and its manufacturing method | |
CN103663343A (en) | Electronic device, method of manufacturing the same, and oscillator | |
CN109427808A (en) | Semiconductor memory component and its manufacturing method | |
US6812056B2 (en) | Technique for fabricating MEMS devices having diaphragms of “floating” regions of single crystal material | |
US7094621B2 (en) | Fabrication of diaphragms and “floating” regions of single crystal semiconductor for MEMS devices | |
KR100605229B1 (en) | Method for fabricating MIM capacitor | |
KR20030000695A (en) | Method for forming the storage node of semiconductor device | |
KR20100071206A (en) | Mim capacitor of semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNIVERSITY OF SOUTH FLORIDA,FLORIDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ONISHI, SHINZO;LANGEBRAKE, L.C.;SIGNING DATES FROM 20070327 TO 20070330;REEL/FRAME:019165/0390 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, MICRO ENTITY (ORIGINAL EVENT CODE: M3552) Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: MICROENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: MICROENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20221109 |