US20100244139A1 - Strained-silicon cmos device and method - Google Patents
Strained-silicon cmos device and method Download PDFInfo
- Publication number
- US20100244139A1 US20100244139A1 US12/797,104 US79710410A US2010244139A1 US 20100244139 A1 US20100244139 A1 US 20100244139A1 US 79710410 A US79710410 A US 79710410A US 2010244139 A1 US2010244139 A1 US 2010244139A1
- Authority
- US
- United States
- Prior art keywords
- strain
- strain inducing
- semiconducting
- strained
- tensile
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910052710 silicon Inorganic materials 0.000 title claims description 40
- 239000010703 silicon Substances 0.000 title claims description 38
- 238000000034 method Methods 0.000 title abstract description 54
- 230000001939 inductive effect Effects 0.000 claims abstract description 271
- 239000000758 substrate Substances 0.000 claims abstract description 109
- 239000004065 semiconductor Substances 0.000 claims abstract description 23
- 238000002955 isolation Methods 0.000 claims abstract description 15
- 230000006835 compression Effects 0.000 claims abstract description 13
- 238000007906 compression Methods 0.000 claims abstract description 13
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 70
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 38
- 150000004767 nitrides Chemical class 0.000 claims description 31
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 22
- 229910052799 carbon Inorganic materials 0.000 claims description 22
- 239000000463 material Substances 0.000 claims description 15
- 239000004020 conductor Substances 0.000 claims description 13
- 239000012212 insulator Substances 0.000 claims description 12
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 10
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 8
- 239000003989 dielectric material Substances 0.000 claims description 8
- 229910004129 HfSiO Inorganic materials 0.000 claims description 5
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 5
- 229910052593 corundum Inorganic materials 0.000 claims description 5
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 5
- 229910001845 yogo sapphire Inorganic materials 0.000 claims description 5
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 2
- 229910000927 Ge alloy Inorganic materials 0.000 claims description 2
- 229910000673 Indium arsenide Inorganic materials 0.000 claims description 2
- 229910000676 Si alloy Inorganic materials 0.000 claims description 2
- 229910006990 Si1-xGex Inorganic materials 0.000 claims description 2
- 229910007020 Si1−xGex Inorganic materials 0.000 claims description 2
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 claims description 2
- 230000001965 increasing effect Effects 0.000 abstract description 9
- 238000000151 deposition Methods 0.000 description 27
- 230000008021 deposition Effects 0.000 description 27
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 20
- 230000008569 process Effects 0.000 description 17
- 230000015572 biosynthetic process Effects 0.000 description 16
- 230000037230 mobility Effects 0.000 description 16
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 10
- 229910052581 Si3N4 Inorganic materials 0.000 description 9
- 238000005530 etching Methods 0.000 description 8
- 230000005669 field effect Effects 0.000 description 8
- 150000002500 ions Chemical class 0.000 description 8
- 238000012545 processing Methods 0.000 description 7
- 125000006850 spacer group Chemical group 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 238000005137 deposition process Methods 0.000 description 6
- -1 epi-Si Chemical compound 0.000 description 6
- 229910044991 metal oxide Inorganic materials 0.000 description 6
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 5
- 150000004706 metal oxides Chemical class 0.000 description 5
- YZYDPPZYDIRSJT-UHFFFAOYSA-K boron phosphate Chemical compound [B+3].[O-]P([O-])([O-])=O YZYDPPZYDIRSJT-UHFFFAOYSA-K 0.000 description 4
- 229910000149 boron phosphate Inorganic materials 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 230000000295 complement effect Effects 0.000 description 4
- 239000002243 precursor Substances 0.000 description 4
- 239000005368 silicate glass Substances 0.000 description 4
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229910003811 SiGeC Inorganic materials 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 125000001475 halogen functional group Chemical group 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000010405 reoxidation reaction Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 230000002459 sustained effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7846—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the lateral device isolation region, e.g. STI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7849—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being provided under the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
Definitions
- the present invention relates to semiconductor devices having enhanced electron and hole mobilities, and more particularly, to semiconductor devices that include a silicon (Si)-containing layer having enhanced electron and hole mobilities.
- the present invention also provides methods for forming such semiconductor devices.
- MOSFETs silicon metal oxide semiconductor field effect transistors
- CMOS complementary metal oxide semiconductor
- the application of strain changes the lattice dimensions of the silicon (Si)-containing substrate.
- the electronic band structure of the material is changed as well.
- the change may only be slight in intrinsic semiconductors resulting in only a small change in resistance, but when the semiconducting material is doped, i.e., n-type, and partially ionized, a very small change in the energy bands can cause a large percentage change in the energy difference between the impurity levels and the band edge. This results in changes in carrier transport properties, which can be dramatic in certain cases.
- the application of physical stress tensile or compressive
- Compressive strain along the device channel increases drive current in p-type field effect transistors (pFETs) and decreases drive current in n-type field effect transistors (nFETs).
- Tensile strain along the device channel increases drive current in nFETs and decreases drive current in pFETs.
- Strained silicon on relaxed SiGe buffer layer or relaxed SiGe-on-insulator has demonstrated higher drive current for both nFET [K. Rim, p. 98, VLSI 2002, B. Lee, IEDM 2002] and pFET [K. Rim, et al, p. 98, VLSI 2002] devices.
- nFET K. Rim, p. 98, VLSI 2002, B. Lee, IEDM 2002
- pFET K. Rim, et al, p. 98, VLSI 2002] devices.
- Even though having strained silicon on SGOI substrates or strained silicon directly on insulator (SSDOI) can reduce the short-channel effects and some process related problems such as enhanced As diffusion in SiGe [S. Takagi, et al, p. 03-57, IEDM 2003; K. Rim et al, p.
- very short channel denotes a device channel having a length of less than about 50 nm.
- the present invention provides a strained nFET device, in which improved carrier mobility is provided in a device channel subjected to a tensile uniaxial strain in a direction parallel to the device channel.
- the present invention also provides a strained pFET device, in which improved carrier mobility is provided by a compressive uniaxial strain imported to the device in a direction parallel to the device channel.
- the present invention further comprises a CMOS structure including pFET and nFET devices on the same substrate, in which the device channels of the pFET devices are under a uniaxial compressive strain and the device channels of the nFET devices are under a uniaxial tensile strain, both in a direction parallel to the device channels.
- the foregoing is achieved in the present invention by forming a transistor on a semiconducting surface having a biaxial tensile strain, in which the semiconducting surface is epitaxially grown overlying a SiGe layer, or a biaxial compressive strain, in which the semiconducting surface is epitaxially grown overlying a silicon doped with carbon layer, and then inducing a uniaxial tensile or compressive strain on the device channel.
- the uniaxial tensile or compressive strain is produced by a strain inducing dielectric liner positioned atop the transistor and/or a strain inducing well abutting the device channel.
- the inventive semiconducting structure comprises:
- a substrate comprising a strained semiconducting layer overlying a strain inducing layer, wherein said strain inducing layer produces a biaxial strain in said strained semiconducting layer;
- At least one gate region including a gate conductor atop a device channel portion of said strained semiconducting layer, said device channel portion separating source and drain regions adjacent said at least one gate conductor;
- strain inducing liner positioned on said at least one gate region, wherein said strain inducing liner produces a uniaxial strain to said device channel portion of said strained semiconducting layer underlying said at least one gate region.
- the strain inducing layer may comprise SiGe, in which the biaxial strain in the strained semiconducting surface is in tension, or the strain inducing layer may comprise silicon doped with carbon, in which the biaxial strain of the strained semiconducting surface is in compression.
- a tensile strain inducing liner positioned atop a transistor having a device channel in biaxial tensile strain produces a uniaxial tensile strain in the device channel, in which the uniaxial strain is in a direction parallel with the device channel and provides carrier mobility enhancements in nFET devices.
- a compressive strain inducing liner positioned atop a transistor having a device channel in a biaxial tensile strain produces a uniaxial compressive strain in the device channel, in which the uniaxial strain is in a direction parallel to the device channel and provides carrier mobility enhancements in pFET devices.
- a compressive strain inducing liner positioned atop a transistor having a device channel in biaxial compressive strain produces a uniaxial strain in the device channel, in which the uniaxial compressive strain is in a direction parallel to the device channel and provides carrier mobility enhancements in pFET devices.
- Another aspect of the present invention is a semiconducting structure in which strain inducing wells adjacent the biaxially strained device channel induce a uniaxial compressive strain or a uniaxial tensile strain parallel to the device channel.
- the inventive semiconducting structure comprises:
- a substrate comprising a strained semiconducting layer overlying a strain inducing layer, wherein said strain inducing layer produces a biaxial strain in said strained semiconducting layer;
- At least one gate region including a gate conductor atop a device channel portion of said strained semiconducting layer of said substrate, said device channel separating source and drain regions;
- strain inducing wells adjacent said at least one gate region wherein said strain inducing wells adjacent said at least one gate region produce a uniaxial strain to said device channel portion of said strained semiconducting layer.
- Strain inducing wells comprising silicon doped with carbon positioned within a biaxial tensile strained semiconducting layer and adjacent a device channel produce a tensile uniaxial strain within the device channel, wherein the uniaxial strain is in a direction parallel to the device channel.
- the tensile uniaxial strain can provide carrier mobility enhancements in nFET devices.
- Strain inducing wells comprising SiGe positioned within a biaxial compressively strained semiconducting layer and adjacent a device channel produce a compressive uniaxial strain within the device channel, wherein the uniaxial strain is in direction parallel to said device channel.
- the compressive uniaxial strain can provide carrier mobility enhancements in pFET devices.
- CMOS complementary metal oxide semiconducting
- a substrate comprising a compressively strained semiconducting surface and a tensile strained semiconducting surface, wherein said compressively strained semiconducting surface and said tensile strained semiconducting surface are strained biaxially;
- At least one gate region atop said compressively strained semiconducting layer including a gate conductor atop a device channel portion of said compressively strained semiconducting layer of said substrate;
- At least one gate region atop said tensile strained semiconducting layer including a gate conductor atop a device channel portion of said tensile strained semiconducting layer of said substrate;
- a compressive strain inducing liner atop said at least one gate region atop said compressively strained semiconducting surface, wherein said compressive strain inducing liner produces a compressive uniaxial strain in said device channel portion of said compressively strained semiconducting layer, wherein said compressive uniaxial strain is in a direction parallel to said device channel portion of said compressively strained semiconducting surface;
- a tensile strain inducing liner atop said at least one gate region atop said tensile strained semiconducting layer, wherein said tensile strain inducing liner produces a uniaxial strain in said device channel portion of said tensile strained semiconducting layer, wherein said tensile uniaxial strain is in a direction parallel to said device channel portion of said tensile strained semiconducting layer.
- CMOS complementary metal oxide semiconducting
- a substrate comprising a tensile strained semiconducting layer having a pFET device region and an nFET device region;
- At least one gate region within said pFET device region including a gate conductor atop a pFET device channel portion of said tensile strained semiconducting layer;
- At least one gate region within said nFET device region including a gate conductor atop an nFET device channel portion of said tensile strained semiconducting surface of said substrate;
- a compressive strain inducing liner atop said at least one gate region in said pFET device region, wherein said compressive strain inducing liner produces a compressive uniaxial strain in said pFET device channel;
- a tensile strain inducing liner atop said at least one gate region in said nFET device region, wherein said tensile strain inducing liner produces a uniaxial tensile strain in said nFET device channel.
- the above described structure may further include strain inducing wells adjacent at least one gate region in the nFET device region and the pFET device region, wherein the strain inducing wells in the pFET device region increases compressive uniaxial strain and the strain inducing wells in the nFET device region increases tensile uniaxial strain.
- Another aspect of the present invention is a method of forming the above-described semiconducting structure, which includes a stress inducing liner and/or strain inducing wells that provide a uniaxial strain within the device channel portion of the substrate.
- the method of present invention comprises the steps of:
- a substrate having at least one strained semiconducting surface, said at least one strained semiconducting surface having an internal strain in a first direction and a second direction having equal magnitude, wherein said first direction is within a same crystal plane and is perpendicular to said second direction;
- At least one semiconducting device atop said at least one strained semiconducting surface, said at least one semiconducting device comprising a gate conductor atop a device channel portion of said semiconducting surface, said device channel separating source and drain regions;
- strain inducing liner atop said at least one gate region, wherein said strain inducing liner produces a uniaxial strain in said device channel, wherein said magnitude of strain in said first direction is different than said second direction within said device channel portion of said at least one strained semiconducting surface.
- Another aspect of the present invention is a method of increasing the biaxial strain within the semiconducting layer.
- the biaxial strain within the semiconducting layer may be increased in compression or tension by forming an isolation region surrounding the active device region having an intrinsically compressive or tensile dielectric fill material.
- the uniaxial strain may be induced by forming a set of strain inducing wells adjacent the at least one gate region instead of, or in combination with, the strain inducing liner.
- the present invention also provides improved carrier mobility in semiconducting devices formed on a relaxed substrate, wherein a uniaxial strain parallel to the device channel of a transistor is provided by the combination of a strain inducing liner positioned atop the transistor and a strain inducing well positioned adjacent to the device channel.
- inventive semiconductor structure comprises:
- At least one gate region including a gate conductor atop a device channel portion of said relaxed substrate, said device channel portion separating source and drain regions adjacent said at least one conductor;
- strain inducing liner positioned on said at least one gate regions, wherein said strain inducing liner and said strain inducing wells produce a uniaxial strain to said device channel portion of said relaxed portion of said substrate underlying said at least one gate region.
- CMOS complementary metal oxide semiconducting
- nFET and pFET devices wherein the devices may be formed on a substrate having biaxially strained semiconducting surfaces and/or relaxed semiconducting surfaces.
- one method for providing a CMOS structure formed on a substrate having both relaxed and biaxially strained semiconducting surfaces comprises providing a substrate having a first device region and a second device region, producing at least one semiconducting device atop a device channel portion of said substrate in said first device region and said second device region; and producing a uniaxial strain in said first device region and said second device region, wherein said uniaxial strain is in a direction parallel to said device channel of said first device region and said second device region.
- the first device region may comprise a biaxially strained semiconducting surface and the second device region may comprise a relaxed semiconducting surface.
- producing a uniaxial strain in the first device region and the second device region further comprises processing the first device region and the second device region to provide a combination of strain inducing structures.
- the first device region may comprise a biaxially strained semiconducting surface and a strain inducing liner atop at least one semiconductor device, a biaxially strained semiconducting surface and strain inducing wells adjacent at least one semiconducting device, or a combination thereof.
- the second device region may comprise a relaxed substrate, a strain inducing liner atop at least one semiconducting device and strain inducing wells adjacent to at least one semiconducting device.
- FIG. 1 is a pictorial representation (through a cross-sectional view) of one embodiment of the inventive semiconducting device including a nFET device channel having a uniaxial tensile strain, in which the uniaxial tensile strain is in a direction parallel with the device channel.
- FIG. 2 is a pictorial representation (through a cross-sectional view) of another embodiment of the inventive semiconducting device including a pFET device channel having a uniaxial compressive strain atop a SiGe layer, in which the uniaxial compressive strain is in a direction parallel to the device channel.
- FIG. 3 is a pictorial representation (through a cross-sectional view) of another embodiment of the inventive semiconducting device including a pFET device channel having a uniaxial compressive strain atop a Si:C layer, in which the uniaxial compressive strain is in a direction parallel to the device channel.
- FIG. 4 is a pictorial representation (through a cross-sectional view) of one embodiment of the inventive CMOS structure including the nFET device depicted in FIG. 1 and the pFET device depicted in FIG. 2 .
- FIG. 5 is a pictorial representation (through a cross-sectional view) of one embodiment of the inventive CMOS structure including the nFET device depicted in FIG. 1 and the pFET device depicted in FIG. 3 .
- FIG. 6 is a pictorial representation (through a cross-sectional view) of another embodiment of the inventive semiconducting device including a nFET device channel having a uniaxial compressive strain formed atop a relaxed semiconducting substrate.
- FIG. 7 is a pictorial representation (through a cross-sectional view) of another embodiment of the inventive semiconducting device including a pFET device channel having a uniaxial tensile strain formed atop a relaxed semiconducting substrate.
- FIG. 8 is a pictorial representation (through a cross-sectional view) of one embodiment of the inventive CMOS structure including a relaxed substrate region and a biaxially strained semiconductor region.
- FIGS. 9( a )- 9 ( c ) are pictorial representations of the relationship between lattice dimension and uniaxial strain parallel to the device channel in compression and tension.
- FIG. 10 is a plot of I off v. I on for nFET devices having tensile strain inducing and compressive strain inducing dielectric layers (tensile strain inducing and compressive strain inducing liners).
- FIG. 11 is a plot of I off v. I on for pFET devices having tensile strain inducing and compressive strain inducing dielectric layers (tensile strain inducing and compressive strain inducing liners).
- the present invention provides a CMOS structure including pFET and nFET devices, in which the symmetry of the unit lattice in the device channel of each device type can be broken down into three directions, where the lattice dimension (constant) of each direction is different by at least 0.05%.
- the lattice directions in the device channel include: parallel to the channel plane (x-direction), perpendicular to the channel plane (y-direction) and out of the channel plane (z-direction).
- the present invention further provides a strained silicon nFET in which the lattice constant parallel to the nFET device channel is larger than the lattice constant perpendicular to the nFET device channel, wherein the lattice constant differential is induced by a tensile uniaxial strain parallel to the device channel.
- the present invention also provides a strained silicon pFET in which the lattice constant perpendicular to the pFET device channel is larger than the lattice constant parallel to the pFET device channel, wherein the lattice constant differential is induced by a compressive uniaxial strain parallel to the device channel.
- the present invention further provides a pFET and/or nFET device on a relaxed substrate surface wherein the combination of a strain inducing liner and a strain inducing well produce a uniaxial strain parallel to the device channel portion of the pFET and/or nFET device.
- an n-type field effect transistor (nFET) 20 having a uniaxial tensile strain in the device channel 12 of the layered stack 10 , in which the uniaxial tensile strain is in a direction parallel to the length of the device channel 12 .
- the length of the device channel 12 separates the extensions 7 of the source and drain regions 13 , 14 of the device.
- the uniaxial tensile strain within the device channel 12 of the nFET 20 is produced by the combination of the biaxial tensile strained semiconducting layer 15 and a tensile strain inducing liner 25 .
- the gate region 5 comprises a gate conductor 3 atop a gate dielectric 2 .
- the biaxial tensile strained semiconducting layer 15 is formed by epitaxially growing silicon atop a SiGe strain inducing layer 17 .
- a biaxial tensile strain is induced in epitaxial silicon grown on a surface formed of a material whose lattice constant is greater than that of silicon.
- the lattice constant of germanium is about 4.2 percent greater than that of silicon, and the lattice constant of a SiGe alloy is linear with respect to its' germanium concentration.
- the lattice constant of a SiGe alloy containing fifty atomic percent germanium is about 2.1 times greater than the lattice constant of silicon.
- Epitaxial growth of Si on such a SiGe strain inducing layer 17 yields a Si layer under a biaxial tensile strain, with the underlying SiGe strain inducing layer 17 being essentially unstrained, or relaxed, fully or partially.
- biaxial tensile denotes that a tensile strain is produced in a first direction parallel to the nFET device channel 12 and in a second direction perpendicular to the nFET device channel 12 , in which the magnitude of the strain in the first direction is equal to the magnitude of the strain in the second direction.
- the tensile strain inducing liner 25 preferably comprises Si 3 N 4 , and is positioned atop the gate region 5 and the exposed surface of the biaxial tensile strained semiconducting layer 15 adjacent to the gate region 5 .
- the tensile strain inducing liner 25 in conjunction with the biaxial tensile strained semiconducting layer 15 , produces a uniaxial tensile strain on the device channel 12 ranging from about 100 MPa to about 3000 MPa, in which the direction of the uniaxial strain on the device channel 12 is parallel to the length of the device channel 12 .
- the device channel 12 is in a biaxial tensile strain, wherein the magnitude of the strain produced in the direction perpendicular to the device channel 12 is equal the strain produced in the direction parallel to the device channel 12 .
- the application of the tensile strain inducing liner 25 produces a uniaxial strain in the direction parallel to the device channel (x-direction) 12 , wherein the magnitude of the tensile strain parallel to the device channel 12 is greater than the magnitude of the tensile strain perpendicular to the device channel 12 .
- the lattice constant within the nFET device 20 along the device channel 12 is greater than the lattice constant across the device channel 12 .
- tensile strain inducing wells 30 are positioned adjacent to the device channel 12 in respective source and drain regions 13 , 14 .
- the tensile strain inducing well 30 comprises silicon doped with carbon (Si:C) or silicon germanium doped with carbon (SiGe:C).
- the tensile strain inducing wells 30 comprising intrinsically tensile Si:C can be epitaxially grown atop a recessed portion of the biaxial tensile strained semiconducting layer 15 .
- the term “intrinsically tensile Si:C layer” denotes that a Si:C layer is under an internal tensile strain, in which the tensile strain is produced by a lattice mismatch between the smaller lattice dimension of the Si:C and the larger lattice dimension of the layer on which the Si:C is epitaxially grown.
- the tensile strain inducing wells 30 produce a uniaxial tensile strain within the device channel 12 in a direction parallel to the nFET device channel 12 .
- the tensile strain inducing wells 30 may be omitted when the tensile strain inducing liner 25 is provided. In another embodiment of the present invention, the tensile strain inducing liner 25 may be omitted when the tensile strain inducing wells 30 are provided. In yet another embodiment, both the tensile strain inducing wells 30 and the tensile strain inducing liner 25 are employed. The method for forming the inventive nFET 20 is now described in greater detail.
- a layered stack 10 comprising a biaxial tensile strained semiconducting layer 15 .
- the layered stack 10 may include: tensile strained Si on SiGe, strained Si on SiGe-on-insulator (SSGOI) or tensile strained Si directly on insulator (SSDOI).
- layered stack 10 comprises tensile SSGOI having a silicon-containing biaxial tensile strained semiconducting layer 15 atop a SiGe strain inducing layer 17 .
- a SiGe strain inducing layer 17 is formed atop a Si-containing substrate 9 .
- the term “Si-containing layer” is used herein to denote a material that includes silicon.
- Illustrative examples of Si-containing materials include, but are not limited to: Si, SiGe, SiGeC, SiC, polysilicon, i.e., polySi, epitaxial silicon, i.e., epi-Si, amorphous Si, i.e., a:Si, SOI and multilayers thereof.
- An optional insulating layer may be positioned between the SiGe strain inducing layer 17 and the Si-containing substrate 9 .
- the SiGe strain inducing layer 17 is formed atop the entire Si-containing substrate 10 using an epitaxial growth process or by a deposition process, such as chemical vapor deposition (CVD).
- the Ge content of the SiGe strain inducing layer 17 typically ranges from 5% to 50%, by atomic weight %, with from 10% to 20% being even more typical.
- the SiGe strain inducing layer 17 can be grown to a thickness ranging from about 10 nm to about 100 nm.
- the biaxial tensile strained semiconducting layer 15 is then formed atop the SiGe layer 17 .
- the biaxial tensile strained semiconducting layer 15 comprises an epitaxially grown Si-containing material having lattice dimensions that are less than the lattice dimensions of the underlying SiGe layer 17 .
- the biaxial tensile strained semiconducting layer 15 can be grown to a thickness that is less than its critical thickness. Typically, the biaxially tensile strained semiconducting layer 15 can be grown to a thickness ranging from about 10 nm to about 100 nm.
- a biaxial tensile strained semiconducting layer 15 can be formed directly atop an insulating layer to provide a strained silicon directly on insulator (SSDOI) substrate.
- a biaxial tensile strained semiconducting layer 15 comprising epitaxial Si is grown atop a wafer having a SiGe surface.
- the biaxial tensile strained semiconducting layer 15 is then bonded to a dielectric layer of a support substrate using bonding methods, such as thermal bonding.
- the wafer having a SiGe surface and the SiGe layer atop the strained Si layer are removed using a process including smart cut and etching to provide a biaxial tensile strained semiconducting layer 26 directly bonded to a dielectric layer.
- a process including smart cut and etching to provide a biaxial tensile strained semiconducting layer 26 directly bonded to a dielectric layer.
- nFET devices 20 are then formed using conventional MOSFET processing steps including, but not limited to: conventional gate oxidation pre-clean and gate dielectric 2 formation; gate electrode 3 formation and patterning; gate reoxidation; source and drain extension 7 formation; sidewall spacer 4 formation by deposition and etching; and source and drain 13 , 14 formation.
- a tensile strain inducing liner 25 is then deposited at least atop the gate region 5 and the exposed surface of the biaxial tensile strained semiconducting layer 15 adjacent to the gate region 5 .
- the tensile strain inducing liner 25 in conjunction with the biaxial tensile strained semiconducting layer 15 produces a uniaxial tensile strain within the device channel 12 of the nFET device having a direction parallel with the device channel 12 .
- the tensile strain inducing liner 25 may comprise a nitride, an oxide, a doped oxide such as boron phosphate silicate glass, Al 2 O 3 , HfO 2 , ZrO 2 , HfSiO, other dielectric materials that are common to semiconductor processing or any combination thereof.
- the tensile strain inducing liner 25 may have a thickness ranging from about 10 nm to about 500 nm, preferably being about 50 nm.
- the tensile strain inducing liner 25 may be deposited by plasma enhanced chemical vapor deposition (PECVD) or rapid thermal chemical vapor deposition (RTCVD).
- the tensile strain inducing liner 25 comprises a nitride, such as Si 3 N 4 , wherein the process conditions of the deposition process are selected to provide an intrinsic tensile strain within the deposited layer.
- a nitride such as Si 3 N 4
- the process conditions of the deposition process are selected to provide an intrinsic tensile strain within the deposited layer.
- PECVD plasma enhanced chemical vapor deposition
- the stress state of the nitride stress including liners deposited by PECVD can be controlled by changing the deposition conditions to alter the reaction rate within the deposition chamber. More specifically, the stress state of the deposited nitride strain inducing liner may be set by changing the deposition conditions such as: SiH 4 /N 2 /He gas flow rate, pressure, RF power, and electrode gap.
- rapid thermal chemical vapor deposition can provide nitride tensile strain inducing liners 25 having an internal tensile strain.
- the magnitude of the internal tensile strain produced within the nitride tensile strain inducing liner 25 deposited by RTCVD can be controlled by changing the deposition conditions. More specifically, the magnitude of the tensile strain within the nitride tensile strain inducing liner 25 may be set by changing deposition conditions such as: precursor composition, precursor flow rate and temperature.
- tensile strain inducing wells 30 may be formed following the formation of the nFET devices 20 and prior to the deposition of the tensile strain inducing liner 25 .
- a recess is formed within the portion of the biaxially tensile strained semiconducting layer 15 , in which the source and drain regions 13 , 14 are positioned.
- the recess may be formed using photolithography and etching. Specifically an etch mask, preferably comprising a patterned photoresist, is formed atop the surface of the entire structure except the portion of the biaxially tensile strained semiconducting layer 15 adjacent the gate region.
- a directional (anisotropic) etch then recesses the surface of the biaxially tensile strained semiconducting layer 15 overlying the source and drain regions 13 , 14 to a depth of about 10 nm to about 300 nm from the surface on which the gate region 5 is positioned.
- the tensile strain inducing wells 30 encroach underneath the sidewall spacers 4 that abut the gate electrode 3 in the gate region 5 .
- the tensile strain inducing wells 30 may be positioned in closer proximity to the device channel 12 by an etch process including a first directional (anisotropic) etch followed by an non-directional (isotropic) etch, in which the non-directional etch undercuts the sidewall spacers 4 to provide a recess encroaching the device channel 12 .
- silicon doped with carbon Si:C
- Si:C silicon doped with carbon
- the epitaxially grown Si:C is under an internal tensile strain (also referred to as an intrinsic tensile strain), in which the tensile strain is produced by a lattice mismatch between the smaller lattice dimension of the epitaxially grown Si:C and the larger lattice dimension of the recessed surface of the biaxial tensile strained semiconducting layer 15 on which the Si:C is epitaxially grown.
- the tensile strain inducing wells 30 produce a uniaxial tensile strain within the device channel 12 of the nFET device 20 having a direction parallel with the device channel 12 .
- Si:C any intrinsically tensile material may be utilized, such as Si, intrinsically tensile nitrides and oxides, so long as a uniaxial tensile strain is produced within the device channel 12 .
- a tensile strain inducing isolation region 50 is then formed comprising an intrinsically tensile dielectric fill, wherein the intrinsically tensile dielectric fill increases the magnitude of the strain within the biaxially tensile strained semiconducting layer 15 by about 0.05 to about 1%.
- the isolation regions 50 are formed by first etching a trench using a directional etch process, such as reactive ion etch. Following trench formation, the trenches are then filled with a dielectric having an intrinsic tensile strain, such as nitrides or oxides deposited by chemical vapor deposition.
- the deposition conditions for producing the intrinsically tensile dielectric fills are similar to the deposition conditions disclosed above for forming the tensile strained dielectric liner 25 .
- a conventional planarization process such as chemical-mechanical polishing (CMP) may optionally be used to provide a planar structure.
- a p-type field effect transistor (pFET) 45 is provided having a uniaxial compressive strain in the device channel 12 of the substrate 10 , in which the uniaxial compressive strain is in a direction parallel to the length of the device channel 12 .
- the uniaxial compressive strain is produced by the combination of the biaxial tensile strained semiconducting layer 15 and a compressive strain inducing liner 55 .
- the biaxial tensile strained semiconducting layer 15 is epitaxially grown Si atop a SiGe strain inducing layer 17 similar to the biaxial tensile strained semiconducting layer 15 described above with reference to FIG. 1 .
- the biaxial tensile strained semiconducting layer 15 can comprise epitaxial silicon grown atop a SiGe strain inducing layer 17 , in which the Ge concentration of the SiGe strained inducing layer 17 is greater than 5%.
- the compressive strain inducing liner 55 preferably comprises Si 3 N 4 , and is positioned atop the gate region 5 and the exposed surface of the biaxial tensile strained semiconducting layer 15 adjacent to the gate region 5 .
- the compressive strain inducing liner 55 in conjunction with the biaxial tensile strained semiconducting layer 15 produces a uniaxial compressive strain on the device channel 12 ranging from about 100 MPa to about 2000 MPa, in which the direction of the uniaxial strain is parallel to the length of the device channel 12 .
- the device channel 12 is in a biaxial tensile strain, wherein the magnitude of the tensile strain produced in the direction perpendicular to the device channel 12 is equal the tensile strain produced in the direction parallel to the device channel 12 .
- the application of the compressive strain inducing liner 55 produces a uniaxial compressive strain in a direction parallel to the device channel 12 . Therefore, the lattice constant within the pFET device 45 across the device channel 12 is greater than the lattice constant along the device channel 12 .
- compressive strain inducing wells 60 are positioned adjacent the device channel 12 in respective source and drain regions 13 , 14 .
- the compressive strain inducing wells 60 comprising intrinsically compressive SiGe can be epitaxially grown atop a recessed portion of the biaxial tensile strained semiconducting layer 15 .
- intrinsic compressive SiGe layer denotes that a SiGe layer is under an intrinsic compressive strain (also referred to as an intrinsic compressive strain), in which the compressive strain is produced by a lattice mismatch between the larger lattice dimension of the SiGe and the smaller lattice dimension of the layer on which the SiGe is epitaxially grown.
- the compressive strain inducing wells 60 produce a uniaxial compressive strain within the device channel 12 .
- the uniaxial compressive strain within the device channel 12 can be increased by positioning the compressive strain inducing wells 60 in close proximity to the device channel.
- the compressive strain inducing wells 60 encroach underneath the sidewall spacers 4 that abut the gate electrode 3 in the gate region 5 .
- a layered structure 10 having a biaxial tensile strained semiconducting layer 15 .
- the layered structure 10 comprises a biaxial tensile strained semiconducting layer 15 overlying a SiGe strain inducing layer 17 , in which the SiGe strain inducing layer 17 is formed atop a Si-containing substrate 9 .
- the Si-containing substrate 9 and the SiGe layer 17 are similar to the Si-containing substrate 9 and the SiGe layer 17 described above with reference to FIG. 1 .
- pFET devices 45 are then formed using conventional processes.
- the pFET devices 45 are formed using MOSFET processing similar to those for producing the nFET devices 20 , as described with reference to FIG. 1 , with the exception that the source and drain regions 13 , 14 are p-type doped.
- a compressive strain inducing liner 55 is then deposited at least atop the gate region 5 and the exposed surface of the biaxial tensile strained semiconducting layer 15 adjacent to the gate region 5 .
- the compressive strain inducing liner 55 may comprise a nitride, an oxide, a doped oxide such as boron phosphate silicate glass, Al 2 O 3 , HfO 2 , ZrO 2 , HfSiO, other dielectric materials that are common to semiconductor processing or any combination thereof.
- the compressive strain inducing liner 55 may have a thickness ranging from about 10 nm to about 100 nm, preferably being about 50 nm.
- the compressive strain inducing liner 55 may be deposited by plasma enhanced chemical vapor deposition (PECVD).
- the compressive strain inducing liner 55 comprises a nitride, such as Si 3 N 4 , wherein the process conditions of the deposition process are selected to provide an intrinsic compressive strain within the deposited layer.
- a nitride such as Si 3 N 4
- PECVD plasma enhanced chemical vapor deposition
- the stress state of the deposited nitride strain inducing liner may be set by changing the deposition conditions to alter the reaction rate within the deposition chamber, in which the deposition conditions include SiH 4 /N 2 /He gas flow rate, pressure, RF power, and electrode gap.
- SiGe compressive strain inducing wells 60 may be formed following the formation of the pFET devices 45 and prior to the deposition of the compressive strain inducing liner 55 .
- a recess is formed within the portion of the biaxial tensile strained semiconducting layer 15 adjacent to the gate region 5 , in which the source and drain regions 13 , 14 are positioned.
- the recess may be formed using photolithography and etching. Specifically an etch mask, preferably comprising patterned photoresist, is formed atop the surface of the entire structure except the portion of the biaxial tensile strained semiconducting layer 15 adjacent the gate region.
- a directional etch process then recesses the surface of the biaxial tensile strained semiconducting layer 15 overlying the source and drain regions 13 , 14 to a depth of about 10 nm to about 300 nm from the surface on which the gate region 5 is positioned.
- the compressive strain inducing wells 60 may be positioned in closer proximity to the device channel by an etch process including a first directional (anisotropic) etch followed by a non-directional (isotropic) etch, in which the non-directional etch undercuts the sidewall spacers 4 to provide a recess encroaching the device channel 12 .
- SiGe is then epitaxially grown atop the recessed surface of the biaxial tensile strained semiconducting layer 15 overlying the source and drain regions 13 , 14 forming the compressive strain inducing wells 60 .
- the epitaxially grown SiGe is under an internal compressive strain (also referred to as an intrinsic compressive strain), in which the compressive strain is produced by a lattice mismatch between the larger lattice dimension of the epitaxially grown SiGe and the smaller lattice dimension of the recessed surface of the biaxial tensile strained semiconducting layer 15 , on which the SiGe is epitaxially grown.
- the compressive strain inducing wells 60 produce a uniaxial compressive strain within the device channel 12 of the pFET device 45 having a direction parallel to the device channel 12 .
- the compressive strain inducing wells 60 may be omitted when the compressive strain inducing liner 55 is provided. In another embodiment of the present invention, the compressive strain inducing liner 55 may be omitted when the compressive strain inducing wells 60 are provided.
- a compressive strain inducing isolation region 65 is formed comprising an intrinsically compressive dielectric fill, wherein the intrinsically compressive dielectric fill increases the magnitude of the strain in the biaxial tensile strained semiconducting layer 15 by about 0.05 to about 1%.
- the compressive strain inducing isolation regions 65 are formed by first etching a trench using a directional etch process, such as reactive ion etch. Following trench formation, the trench is then filled with a dielectric having an intrinsic compressive strain, such as nitrides or oxides deposited by chemical vapor deposition.
- the deposition conditions for producing the compressive strain inducing dielectric fill are similar to the deposition conditions disclosed above for forming the compressive strained dielectric liner 55 .
- a pFET 75 having a uniaxial compressive strain in the device channel 12 of the substrate 10 ( a ), in which the compressive uniaxial strain is in a direction parallel to the length of the device channel 12 .
- the uniaxial compressive strain is produced by the combination of the biaxial compressive strained semiconducting layer 26 and a compressive strain inducing liner 55 .
- the biaxial compressive strained semiconducting layer 26 is epitaxial silicon grown atop a silicon doped with carbon (Si:C) strain inducing layer 18 .
- a biaxial compressive strain is induced in epitaxial silicon grown on a surface formed of a material whose lattice constant is smaller than that of silicon.
- the lattice constant of carbon is smaller than that of silicon.
- Si:C strain inducing layer 18 Epitaxial growth of Si on such a Si:C strain inducing layer 18 yields a Si layer under a biaxial compressive strain, with the underlying Si:C strain inducing layer 18 being essentially unstrained, or relaxed.
- biaxially compressive denotes that a compressive strain is produced in a first direction parallel to the device channel 12 and in a second direction perpendicular to the device channel 12 , where the magnitude of the strain in the first direction is equal to the magnitude of the strain in the second direction.
- the compressive strain inducing liner 55 is similar to the compressive strain inducing liner described above with reference to FIG. 2 and preferably comprises Si 3 N 4 . Referring back to FIG. 3 , the compressive strain inducing liner 55 is positioned atop the gate region 5 and the exposed surface of the biaxial compressive strained semiconducting layer 26 adjacent to the gate region 5 .
- the compressive strain inducing liner 55 produces a uniaxial compressive strain on the device channel 12 ranging from about 100 MPa to about 2000 MPa, in which the direction of the uniaxial strain is parallel to the length of the device channel 12 .
- the device channel 12 Before the compressive strain inducing liner 55 is formed, the device channel 12 is in a biaxial compressive strain; since the magnitude of the strain produced in the direction perpendicular to the device channel 12 is equal the strain produced in the direction parallel to the device channel 12 .
- the application of the compressive strain inducing liner 55 produces a uniaxial strain in the direction parallel the device channel 12 , wherein the magnitude of the compressive strain perpendicular to the device channel 12 is less than the magnitude of the compressive strain parallel the device channel 12 .
- the lattice constant within the pFET device 75 perpendicular the device channel 12 is greater than the lattice constant along the device channel 12 .
- SiGe compressive strain inducing wells 60 are positioned adjacent the device channel 12 .
- the compressive strain inducing wells 60 comprising intrinsically compressive SiGe can be epitaxially grown atop a recessed portion of the biaxial compressive strained semiconducting layer 26 and is similar to the SiGe compressive strain inducing well 60 described with reference to FIG. 2 .
- SiGe compressive strain inducing wells 60 encroach underneath the sidewall spacers 4 that abut the gate electrode 3 in the gate region 5 .
- a stacked structure 10 ( a ) is provided having a biaxial compressive strained semiconducting layer 26 overlying a Si:C strain inducing layer 18 , in which the Si:C strain inducing layer 18 is foamed atop a Si-containing substrate 9 .
- the Si-containing substrate 9 depicted in FIG. 3 is similar to the Si-containing substrate 9 described above with reference to FIG. 1 .
- the Si:C strain inducing layer 18 is formed atop the entire Si-containing substrate 9 using an epitaxial growth process, wherein the C content of the Si:C strain inducing layer 18 is less than about 6%, by atomic %, preferably ranging from 0.5% to 4%.
- the Si:C strain inducing layer 18 can be grown to a thickness ranging from about 10 nm to about 100 nm.
- the biaxial compressive strained semiconducting layer 26 is then formed atop the Si:C strain inducing layer 18 .
- the biaxial compressive strained semiconducting layer 26 comprises an epitaxially grown Si-containing material having lattice dimensions that are larger than the lattice dimensions of the underlying Si:C layer 18 .
- the biaxial compressive strained semiconducting layer 26 can be grown to a thickness that is less than its' critical thickness. Typically, the biaxial compressive strained semiconducting layer 26 can be grown to a thickness ranging from about 10 nm to about 100 nm.
- a biaxial compressively strained semiconducting layer 26 can be formed directly atop an insulating layer to provide a strained silicon directly on insulator (SSDOI) substrate.
- a compressively strained semiconducting layer 26 comprising epitaxial Si is grown atop a handling wafer having a Si:C surface.
- the compressively strained semiconducting layer 26 is then bonded to a dielectric layer of a support substrate using bonding methods, such as thermal bonding.
- bonding methods such as thermal bonding.
- the handling wafer having a Si:C surface is removed using smart cut and etching to provide a biaxial compressive strained semiconducting layer 26 directly bonded to a dielectric layer.
- pFET devices 75 are formed atop the biaxial compressively strained semiconducting layer 26 , as described with reference to FIG. 2 .
- a compressive strain inducing liner 55 is then deposited at least atop the gate region 5 and the exposed surface of the biaxial compressive strained semiconducting layer 26 adjacent to the gate region 5 .
- the compressive strain inducing liner 55 is similar to the compressive strain inducing liner described above with reference to FIG. 2 .
- the compressive strain inducing liner 55 comprises a nitride, such as Si 3 N 4 , wherein the process conditions of the deposition process are selected to provide an intrinsic compressive strain within the deposited layer.
- a nitride such as Si 3 N 4
- PECVD plasma enhanced chemical vapor deposition
- the stress state of the deposited nitride stress inducing liner may be set by changing the deposition conditions to alter the reaction rate within the deposition chamber, in which the deposition conditions include SiH 4 /N 2 /He gas flow rate, pressure, RF power, and electrode gap.
- compressive strain inducing wells 60 preferably comprising intrinsically compressive SiGe, and compressive strain inducing isolation regions 65 , preferably comprising intrinsically compressive dielectric fill, may then be formed as depicted in FIG. 3 .
- the compressive strain inducing wells 60 encroach underneath the sidewall spacers 4 that abut the gate electrode 3 in the gate region 5 .
- CMOS structure is provided incorporating the nFET devices 20 of the present invention as depicted in FIG. 1 , and the pFET devices 45 of the present invention as depicted in FIG. 2 , on the same substrate 100 .
- Each nFET device 20 has a device channel 12 in which the lattice constant in the direction parallel to the nFET device channel 12 is larger than the lattice constant in the direction perpendicular to the nFET device channel 12 , wherein the lattice constant differential is induced by a tensile uniaxial strain.
- Each pFET 45 has a device channel 12 in which the lattice constant in the direction perpendicular to the pFET device channel 12 is larger than the lattice constant parallel to the pFET device channel 12 , wherein the lattice constant differential is induced by a compressive uniaxial strain.
- the CMOS structure depicted in FIG. 4 is formed using the above-described methods for producing the nFET device 20 and the pFET device 45 .
- a layered structure 100 is first provided including a biaxial tensile strained semiconducting layer 15 formed overlying a SiGe strain inducing layer 17 , as described above with reference to FIG. 1 .
- NFET devices 20 are then formed within an nFET device region 120 of the substrate 100 and pFET devices 45 are then formed within a pFET device region 140 of the substrate 100 , wherein the nFET device region 120 is separated from the pFET device region by an isolation region 70 .
- the biaxial strain produced within the pFET device region 140 and the nFET device region 120 may be increased by filling the isolation region 70 with an intrinsically compressive or intrinsically tensile dielectric fill.
- the pFET device region 140 and the nFET device region 120 are then selectively processed using conventional block masks. For example, a first block mask is fowled atop the pFET device region 140 , leaving the nFET device region 120 exposed. The nFET device region 120 is then processed to produce nFET devices 20 , a tensile strain inducing liner 25 and tensile strain inducing wells 30 , as described above with reference to FIG. 1 . The nFET device region 120 and the pFET device region 140 are separated by an isolation region 70 , wherein an intrinsically tensile or intrinsically compressive dielectric fill material can increase the biaxial strain within the nFET or pFET device regions 120 , 140 .
- the first block mask is then removed and a second block mask is formed atop the nFET device region 120 , leaving the pFET device region 140 exposed.
- the pFET device region 140 is processed to produce pFET devices 45 , a compressive strain inducing liner 55 and compressive strain inducing wells 60 , as described above with reference to FIG. 2 .
- the second block mask is then removed.
- CMOS structure is provided incorporating the nFET device 20 , depicted in FIG. 1 , and the pFET device 75 , depicted in FIG. 3 , on the same substrate.
- the CMOS structure depicted in FIG. 5 provides further enhancement of nFET current drive as well as improvement of pFET current drive on the same substrate 105 .
- the CMOS structure depicted in FIG. 5 is formed using the above-described methods for producing nFET devices 20 , as depicted in FIG. 1 , and the pFET devices 75 , as depicted in FIG. 3 , wherein block masks are utilized to selectively process the portion of the CMOS structure in which the nFET devices 20 and the pFET devices 75 are formed.
- a strained Si substrate 105 having at least a biaxial compressively strained semiconducting layer 26 overlying a Si:C strain inducing layer 18 in the pFET device region 140 and a biaxial tensile strained compressive layer 15 overlying a SiGe strain inducing layer 17 in the nFET device region 120 .
- the strained Si substrate 105 may be formed using deposition, epitaxial growth, photolithography and etching.
- a more detailed description of the formation of a biaxial strained Si substrate 105 comprising a compressively strained semiconducting layer 26 and a tensile strained semiconducting layer 15 is provided in co-assigned U.S.
- a first block mask is fanned atop the pFET device region 140 , leaving the biaxial tensile strained semiconducting layer 15 in the nFET device region 120 exposed.
- the biaxial tensile strained semiconducting layer 15 is processed to provide nFET devices 20 comprising a tensile strain inducing liner 25 and tensile strain inducing wells 30 , wherein a tensile uniaxial strain is produced within the nFET device channels 12 .
- the nFET devices 20 are processed in accordance with the method described above with reference to FIG. 1 .
- the first block mask is stripped to expose the biaxial compressive strained semiconducting layer 26 and a second block mask is formed atop the nFET devices 20 positioned in the biaxial tensile strained semiconducting layer 15 .
- the biaxial compressively strained semiconducting layer 26 is processed to provide pFET devices 75 comprising a compressive strain inducing liner 55 and compressive strain inducing wells 60 , in which a uniaxial compressive strain is produced within the device channel 12 of the pFET devices 75 .
- the pFET devices 75 are processed in accordance with the method described above with reference to FIG. 3 .
- a n-type field effect transistor (nFET) 20 having a uniaxial tensile strain in the device channel 12 portion of a relaxed substrate 85 is which the uniaxial tensile strain is in a direction parallel to the length of the device channel 12 .
- the uniaxial tensile strain along the device channel 12 of the nFET device 20 is produced by the combination of a tensile strain inducing liner 25 and a tensile strain inducing well 30 .
- the term “relaxed substrate” denotes a substrate that does not have an internal strain, in which the lattice dimension in the direction parallel to the channel plane (x-direction), perpendicular to the channel plane (y-direction) and out of the channel plane (z-direction) are the same.
- the relaxed substrate 85 may comprise any semiconducting material, including but not limited to: Si, strained Si, Si 1-y C y , Si 1-x-y Ge x C y , Si 1-x Ge x , Si alloys, Ge, Ge alloys, GaAs, InAs, InP as well as other III-V and II-VI semiconductors.
- the relaxed substrate 85 may also be silicon-on-insulator substrates (SOI) or SiGe-on-insulator (SGOI) substrates.
- SOI silicon-on-insulator substrates
- SGOI SiGe-on-insulator
- the thickness of the relaxed substrate 85 is inconsequential to the present invention.
- the relaxed substrate 85 comprises a Si-containing material.
- the tensile strain inducing liner 25 preferably comprises Si 3 N 4 , and is positioned atop the gate region 5 and the exposed surface of the relaxed substrate 85 adjacent to the gate region 5 .
- the tensile strain inducing liner 25 may comprise a nitride, an oxide, a doped oxide such as boron phosphate silicate glass, Al 2 O 3 , HfO 2 , ZrO 2 , HfSiO, other dielectric materials that are common to semiconductor processing or any combination thereof.
- the tensile strain inducing liner 25 may have a thickness ranging from about 10 nm to about 500 nm, preferably being about 50 nm.
- the tensile strain inducing liner 25 may be deposited by plasma enhanced chemical vapor deposition (PECVD) or rapid thermal chemical vapor deposition (RTCVD).
- PECVD plasma enhanced chemical vapor deposition
- RTCVD rapid thermal chemical vapor deposition
- the tensile inducing liner 25 comprises a nitride, such as Si 3 N 4 , wherein the process conditions of the deposition process are selected to provide an intrinsic tensile strain within the deposited layer.
- a nitride such as Si 3 N 4
- the process conditions of the deposition process are selected to provide an intrinsic tensile strain within the deposited layer.
- PECVD plasma enhanced chemical vapor deposition
- the stress state of the nitride stress including liners deposited by PECVD can be controlled by changing the deposition conditions to alter the reaction rate within the deposition chamber.
- the stress state of the deposited nitride strain inducing liner may be set by changing the deposition conditions such as: SiH 4 /N 2 /He gas flow rate, pressure, RF power, and electrode gap.
- rapid thermal chemical vapor deposition RTCVD
- RTCVD rapid thermal chemical vapor deposition
- the magnitude of the internal tensile strain produced within the nitride tensile strain inducing liner 25 deposited by RTCVD can be controlled by changing the deposition conditions. More specifically, the magnitude of the tensile strain within the nitride tensile strain inducing liner 25 may be set by changing deposition conditions such as: precursor composition, precursor flow rate and temperature.
- the tensile strain inducing wells 30 are positioned adjacent the device channel 12 in respective source and drain regions 13 , 14 .
- the tensile strain inducing well 30 can comprise silicon doped with carbon (Si:C) or silicon germanium doped with carbon (SiGe:C).
- the tensile strain inducing wells 30 comprising intrinsically tensile Si:C can be epitaxially grown atop a recessed portion of the relaxed substrate 85 .
- the tensile strain inducing wells 30 in combination with the tensile strain inducing liner 25 produces a uniaxial tensile strain within the device channel 12 in a direction parallel with the nFET device channel 12 .
- the combination of the tensile strain inducing liner 25 and the strain inducing wells 30 produces a uniaxial compressive strain on the device channel 12 ranging from about 100 MPa to about 2000 MPa, in which the direction of the uniaxial strain is parallel to the length of the device channel 12 .
- the method for fowling the structure depicted in FIG. 1 is applicable for providing the structure depicted in FIG. 6 with the exception that the method of forming the structure depicted in FIG. 6 includes a relaxed substrate 85 as opposed to a strained substrate of the previous embodiment.
- a p-type field effect transistor (pFET) 45 having a uniaxial compressive strain in the device channel 12 portion of a relaxed substrate 85 is which the uniaxial compressive strain is in a direction parallel to the length of the device channel 12 .
- a compressive strain inducing liner 55 in combination with compressive strain inducing wells 60 produces a compressive uniaxial strain along the device channel 12 portion of the relaxed substrate 85 , wherein the uniaxial compressive strain parallel to the device channel provides carrier mobility enhancements in pFET devices 45 .
- the relaxed substrate 85 is similar to the relaxed substrate depicted in the FIG. 6 .
- the application of the compressive strain inducing liner 55 in combination with the compressive strain inducing wells 60 produces a uniaxial compressive strain in a direction parallel to the device channel 12 . Therefore, the lattice constant within the pFET device 45 across the device channel 12 is greater than the lattice constant along the device channel 12 .
- the compressive strain inducing liner 55 may comprise a nitride, an oxide, a doped oxide such as boron phosphate silicate glass, Al 2 O 3 , HfO 2 , ZrO 2 , HfSiO, other dielectric materials that are common to semiconductor processing or any combination thereof.
- the compressive strain inducing liner 55 may have a thickness ranging from about 10 nm to about 100 nm, preferably being about 50 nm.
- the compressive strain inducing liner 55 may be deposited by plasma enhanced chemical vapor deposition (PECVD).
- the compressive strain inducing liner 55 comprises a nitride, such as Si 3 N 4 , wherein the process conditions of the deposition process are selected to provide an intrinsic tensile strain within the deposited layer.
- a nitride such as Si 3 N 4
- the process conditions of the deposition process are selected to provide an intrinsic tensile strain within the deposited layer.
- PECVD plasma enhanced chemical vapor deposition
- the stress state of the deposited nitride stress inducing liner may be set by changing the deposition conditions to alter the reaction rate within the deposition chamber, in which the deposition conditions include SiH 4 /N 2 /He gas flow rate, pressure, RF power, and electrode gap.
- the compressive strain inducing wells 60 are positioned adjacent the device channel 12 in respective source and drain regions 13 , 14 .
- the compressive strain inducing well 60 can comprise SiGe.
- the compressive strain inducing wells 60 comprising intrinsically compressive SiGe can be epitaxially grown atop a recessed portion of the relaxed substrate 85 .
- the combination of the compressive strain inducing liner 55 and the compressive strain inducing wells 60 produces a uniaxial compressive strain on the device channel 12 ranging from about 100 MPa to about 2000 MPa, in which the direction of the uniaxial compressive strain is parallel to the length of the device channel 12 .
- the method for forming the structure depicted in FIG. 2 is applicable for providing the structure depicted in FIG. 7 with the exception that the method of forming the structure depicted in FIG. 7 includes a relaxed substrate 85 .
- CMOS structure incorporating at least one field effect transistor (FET) 151 having a uniaxial strain along the device channel 12 of a relaxed substrate region 150 and at least one FET 149 having a uniaxial strain along the device channel 12 of a biaxially strained substrate region 160 .
- FET field effect transistor
- the uniaxial strain in the relaxed substrate region 150 is provided by the combination of a strain inducing liner 152 atop the FET 151 and strain inducing wells 153 adjacent to the FET 151 .
- the strain inducing liner 152 and strain inducing wells 153 may be processed to induce a tensile strain on the device channel 12 of the relaxed semiconducting surface 85 , as described above with reference to FIG. 6 , or to induce a compressive strain on the device channel 12 of the relaxed semiconducting surface 85 , as described above with reference to FIG. 7 .
- the uniaxial strain in the biaxially strained substrate region 160 is provided by the combination of a strain inducing layer 155 underlying the device channel 12 with a strain inducing liner 161 and/or strain inducing wells 154 .
- the strain inducing layer 155 within the biaxially strained substrate region 160 may comprise silicon doped with carbon (Si:C) or silicon germanium doped with carbon (SiGe:C) and provide a compressive biaxially strained semiconducting surface, as described above with reference to FIG. 3 , or silicon germanium (SiGe) and provide a tensile biaxially strained semiconducting surface, as described above with reference to FIGS. 1 and 2 .
- Isolation regions 170 comprising intrinsically tensile strained or intrinsically compressively strained dielectric fill can increase the biaxial strain produced within the biaxially strained substrate region 160 .
- the strain inducing wells 154 within the biaxially strained substrate region 160 may comprise silicon germanium (SiGe), hence providing a compressive uniaxial strain to the device channel 12 of the biaxially strained substrate region 160 , as described above with reference to FIGS. 2 and 3 .
- the strain inducing wells 154 may also comprise silicon doped with carbon (Si:C) or silicon germanium doped with carbon (SiGe:C), hence providing a tensile uniaxial strain to the device channel 12 of the biaxially strained substrate region 160 , as described above with reference to FIG. 1 .
- the strain inducing liner 161 may be formed atop the FET 149 in the biaxially strained substrate region 160 to provide a tensile or compressive uniaxial strain to the device channel 12 of the biaxially strained substrate region 160 , as described above with reference to FIGS. 1-3 .
- the CMOS structure depicted in FIG. 8 may be formed using a method similar to the method used for providing the CMOS structure depicted in FIG. 7 , with the exception that a strain inducing layer is not present in the relaxed substrate region 150 .
- a strain inducing layer may be present in the relaxed substrate region 150 so long as the semiconducting surface overlying the strain inducing layer is grown to a thickness greater than its' critical thickness.
- a dielectric capping layer compressive or tensile strain inducing layer
- compressive or tensile strain inducing layer was used to enhance the drive current by introducing a uniaxial strain along the FET channel.
- a dielectric capping layer is deposited over an SGOI FET, the lattice structure was distorted in response to the combination of a biaxial tensile strain and a smaller uniaxial tensile or compressive stress.
- FIG. 9( a ) depicts a schematic description of biaxial tension strained Si, in which the longitudinal lattice dimension (x-direction, parallel to the channel) was equal to the transverse lattice dimension (y-direction, in the same plane and perpendicular to the device channel) and the normal lattice dimension (z-direction, out of the channel plane).
- FIG. 9( b ) depicts the lattice symmetry of the biaxial tension strained Si substrate depicted in FIG. 9( a ) with a superimposed uniaxial tensile strain along the channel resulting in a larger longitudinal lattice dimension than the transverse lattice dimension and the normal lattice dimension.
- FIG. 9( a ) depicts a schematic description of biaxial tension strained Si, in which the longitudinal lattice dimension (x-direction, parallel to the channel) was equal to the transverse lattice dimension (y-direction, in the same plane and perpendicular to the device channel)
- FIG. 9( c ) depicts the lattice symmetry of the biaxial tension strained Si substrate depicted in FIG. 9( a ) with a superimposed uniaxial compressive strain along the channel resulting in a larger transverse lattice dimension than the longitudinal lattice dimension and the normal lattice dimension.
- Devices were fabricated with stress inducing dielectric capping layers (strain inducing liners) on 300 mm diameter thermally mixed ultra-thin SGOI substrates.
- the substrates displayed excellent uniformity in Ge mole fraction [Ge] and thickness across the wafer (Std. Dev of [Ge] was 0.18% across the 300 mm diameter substrate and the Std. Dev of the substrate thickness was 0.85 nm across the 300 mm diameter substrate).
- FETs n-type and p-type
- Tensile or compressive dielectric capping layers were then formed atop the FETs.
- FIG. 10 depicts I on v. I off measurements for nFET devices 200 having tensile longitudinal strain (parallel to the device channel), super-imposed by a tensile strain inducing dielectric capping layer, and nFET devices 250 having a compressive longitudinal strain (parallel to the device channel), super imposed by a compressive strain inducing dielectric capping layer.
- a power supply voltage of 1.0 V was applied to the nFET devices provided the I on v. I off data depicted in FIG. 10 .
- Uniaxial tension further enhanced current drive of strained Si nFET devices.
- an SGOI nFET can obtain approximately a 10% enhancement in drive current with a change of the dielectric capping layer from a compressive strain inducing dielectric capping layer to a tensile strain inducing dielectric capping layer.
- I on v. I off was then measured for pFET devices 300 having tensile longitudinal strain (parallel to the device channel), super-imposed by a tensile strain inducing dielectric capping layer, and pFET devices 350 having a compressive longitudinal strain (parallel to the device channel), super-imposed by a compressive strain inducing dielectric capping layer.
- a power supply voltage of 0.9 V was applied to the pFET devices providing the I on v. I off data depicted in FIG. 11 .
- Uniaxial compression further enhances current drive of strained Si pFET devices.
- an SGOI pFET can obtain approximately a 5% enhancement in drive current with a change of the dielectric capping layer from a tensile strain inducing dielectric capping layer to a compressive strain inducing dielectric capping layer.
Abstract
Description
- This application is a continuation of U.S. application Ser. No. 11/619,511 filed Jan. 3, 2007, which is a divisional of U.S. application Ser. No. 10/930,404 filed Aug. 31, 2004, now U.S. Pat. No. 7,227,205, issued Jun. 5, 2007, which claims benefit of U.S.
provisional patent application 60/582,678 filed Jun. 24, 2004, the entire content and disclosure of which is incorporated by reference. - The present invention relates to semiconductor devices having enhanced electron and hole mobilities, and more particularly, to semiconductor devices that include a silicon (Si)-containing layer having enhanced electron and hole mobilities. The present invention also provides methods for forming such semiconductor devices.
- For more than three decades, the continued miniaturization of silicon metal oxide semiconductor field effect transistors (MOSFETs) has driven the worldwide semiconductor industry. Various showstoppers to continued scaling have been predicated for decades, but a history of innovation has sustained Moore's Law in spite of many challenges. However, there are growing signs today that metal oxide semiconductor transistors are beginning to reach their traditional scaling limits. A concise summary of near-term and long-term challenges to continued complementary metal oxide semiconductor (CMOS) scaling can be found in the “Grand Challenges” section of the 2002 Update of the International Technology Roadmap for Semiconductors (ITRS). A very thorough review of the device, material, circuit, and systems can be found in Proc.
- IEEE, Vol. 89, No. 3, March 2001, a special issue dedicated to the limits of semiconductor technology.
- Since it has become increasingly difficult to improve MOSFETs and therefore CMOS performance through continued scaling, methods for improving performance without scaling have become critical. One approach for doing this is to increase carrier (electron and/or hole) mobilities. Increased carrier mobility can be obtained, for example, by introducing the appropriate strain into the Si lattice.
- The application of strain changes the lattice dimensions of the silicon (Si)-containing substrate. By changing the lattice dimensions, the electronic band structure of the material is changed as well. The change may only be slight in intrinsic semiconductors resulting in only a small change in resistance, but when the semiconducting material is doped, i.e., n-type, and partially ionized, a very small change in the energy bands can cause a large percentage change in the energy difference between the impurity levels and the band edge. This results in changes in carrier transport properties, which can be dramatic in certain cases. The application of physical stress (tensile or compressive) can be further used to enhance the performance of devices fabricated on the Si-containing substrates.
- Compressive strain along the device channel increases drive current in p-type field effect transistors (pFETs) and decreases drive current in n-type field effect transistors (nFETs). Tensile strain along the device channel increases drive current in nFETs and decreases drive current in pFETs.
- Strained silicon on relaxed SiGe buffer layer or relaxed SiGe-on-insulator (SGOI) has demonstrated higher drive current for both nFET [K. Rim, p. 98, VLSI 2002, B. Lee, IEDM 2002] and pFET [K. Rim, et al, p. 98, VLSI 2002] devices. Even though having strained silicon on SGOI substrates or strained silicon directly on insulator (SSDOI) can reduce the short-channel effects and some process related problems such as enhanced As diffusion in SiGe [S. Takagi, et al, p. 03-57, IEDM 2003; K. Rim et al, p. 3-49, IEDM 2003], the enhancement in the drive current starts to diminish as devices are scaled down to very short channel dimensions [Q. Xiang, et al, VLSI 2003; J. R. Hwang, et al, VLSI 2003]. The term “very short channel” denotes a device channel having a length of less than about 50 nm.
- It is believed that the reduction in drive currents in very short channel devices results from source/drain series resistance and that mobility degradation is due to higher channel doping by strong halo doping, velocity saturation, and self-heating.
- In addition, in the case of biaxial tensile strain, such as strained epitaxially grown Si on relaxed SiGe, significant hole mobility enhancement for pFET devices only occurs when the device channel is under a high (>1%) strain, which is disadvantageously prone to have crystalline defects. Further, the strain created by the lattice mismatch between the epitaxially grown Si atop the relaxed SiGe is reduced by stress induced by shallow trench isolation regions, wherein the effect of the shallow trench isolation regions is especially significant in the case of devices having a dimension from the gate edge to the end of the source/drain region on the order of about 500 nm or less. [T. Sanuki, et al, IEDM 2003].
- Further scaling of semiconducting devices requires that the strain levels produced within the substrate be controlled and that new methods be developed to increase the strain that can be produced. In order to maintain enhancement in strained silicon with continued scaling, the amount of strain must be maintained or increased within the silicon-containing layer. Further innovation is needed to increase carrier mobility in pFET devices.
- The present invention provides a strained nFET device, in which improved carrier mobility is provided in a device channel subjected to a tensile uniaxial strain in a direction parallel to the device channel. The present invention also provides a strained pFET device, in which improved carrier mobility is provided by a compressive uniaxial strain imported to the device in a direction parallel to the device channel. The present invention further comprises a CMOS structure including pFET and nFET devices on the same substrate, in which the device channels of the pFET devices are under a uniaxial compressive strain and the device channels of the nFET devices are under a uniaxial tensile strain, both in a direction parallel to the device channels.
- The foregoing is achieved in the present invention by forming a transistor on a semiconducting surface having a biaxial tensile strain, in which the semiconducting surface is epitaxially grown overlying a SiGe layer, or a biaxial compressive strain, in which the semiconducting surface is epitaxially grown overlying a silicon doped with carbon layer, and then inducing a uniaxial tensile or compressive strain on the device channel. The uniaxial tensile or compressive strain is produced by a strain inducing dielectric liner positioned atop the transistor and/or a strain inducing well abutting the device channel. Broadly, the inventive semiconducting structure comprises:
- a substrate comprising a strained semiconducting layer overlying a strain inducing layer, wherein said strain inducing layer produces a biaxial strain in said strained semiconducting layer;
- at least one gate region including a gate conductor atop a device channel portion of said strained semiconducting layer, said device channel portion separating source and drain regions adjacent said at least one gate conductor; and
- a strain inducing liner positioned on said at least one gate region, wherein said strain inducing liner produces a uniaxial strain to said device channel portion of said strained semiconducting layer underlying said at least one gate region.
- The strain inducing layer may comprise SiGe, in which the biaxial strain in the strained semiconducting surface is in tension, or the strain inducing layer may comprise silicon doped with carbon, in which the biaxial strain of the strained semiconducting surface is in compression.
- A tensile strain inducing liner positioned atop a transistor having a device channel in biaxial tensile strain produces a uniaxial tensile strain in the device channel, in which the uniaxial strain is in a direction parallel with the device channel and provides carrier mobility enhancements in nFET devices. A compressive strain inducing liner positioned atop a transistor having a device channel in a biaxial tensile strain produces a uniaxial compressive strain in the device channel, in which the uniaxial strain is in a direction parallel to the device channel and provides carrier mobility enhancements in pFET devices. A compressive strain inducing liner positioned atop a transistor having a device channel in biaxial compressive strain produces a uniaxial strain in the device channel, in which the uniaxial compressive strain is in a direction parallel to the device channel and provides carrier mobility enhancements in pFET devices.
- Another aspect of the present invention is a semiconducting structure in which strain inducing wells adjacent the biaxially strained device channel induce a uniaxial compressive strain or a uniaxial tensile strain parallel to the device channel. Broadly, the inventive semiconducting structure comprises:
- a substrate comprising a strained semiconducting layer overlying a strain inducing layer, wherein said strain inducing layer produces a biaxial strain in said strained semiconducting layer;
- at least one gate region including a gate conductor atop a device channel portion of said strained semiconducting layer of said substrate, said device channel separating source and drain regions; and
- strain inducing wells adjacent said at least one gate region, wherein said strain inducing wells adjacent said at least one gate region produce a uniaxial strain to said device channel portion of said strained semiconducting layer.
- Strain inducing wells comprising silicon doped with carbon positioned within a biaxial tensile strained semiconducting layer and adjacent a device channel produce a tensile uniaxial strain within the device channel, wherein the uniaxial strain is in a direction parallel to the device channel. The tensile uniaxial strain can provide carrier mobility enhancements in nFET devices.
- Strain inducing wells comprising SiGe positioned within a biaxial compressively strained semiconducting layer and adjacent a device channel produce a compressive uniaxial strain within the device channel, wherein the uniaxial strain is in direction parallel to said device channel. The compressive uniaxial strain can provide carrier mobility enhancements in pFET devices.
- Another aspect of the present invention is a complementary metal oxide semiconducting (CMOS) structure including nFET and pFET devices. Broadly, the inventive structure comprises:
- a substrate comprising a compressively strained semiconducting surface and a tensile strained semiconducting surface, wherein said compressively strained semiconducting surface and said tensile strained semiconducting surface are strained biaxially;
- at least one gate region atop said compressively strained semiconducting layer including a gate conductor atop a device channel portion of said compressively strained semiconducting layer of said substrate;
- at least one gate region atop said tensile strained semiconducting layer including a gate conductor atop a device channel portion of said tensile strained semiconducting layer of said substrate;
- a compressive strain inducing liner atop said at least one gate region atop said compressively strained semiconducting surface, wherein said compressive strain inducing liner produces a compressive uniaxial strain in said device channel portion of said compressively strained semiconducting layer, wherein said compressive uniaxial strain is in a direction parallel to said device channel portion of said compressively strained semiconducting surface; and
- a tensile strain inducing liner atop said at least one gate region atop said tensile strained semiconducting layer, wherein said tensile strain inducing liner produces a uniaxial strain in said device channel portion of said tensile strained semiconducting layer, wherein said tensile uniaxial strain is in a direction parallel to said device channel portion of said tensile strained semiconducting layer.
- Another aspect of the present invention is a complementary metal oxide semiconducting (CMOS) structure including nFET and pFET devices. Broadly, the inventive structure comprises:
- a substrate comprising a tensile strained semiconducting layer having a pFET device region and an nFET device region;
- at least one gate region within said pFET device region including a gate conductor atop a pFET device channel portion of said tensile strained semiconducting layer;
- at least one gate region within said nFET device region including a gate conductor atop an nFET device channel portion of said tensile strained semiconducting surface of said substrate;
- a compressive strain inducing liner atop said at least one gate region in said pFET device region, wherein said compressive strain inducing liner produces a compressive uniaxial strain in said pFET device channel; and
- a tensile strain inducing liner atop said at least one gate region in said nFET device region, wherein said tensile strain inducing liner produces a uniaxial tensile strain in said nFET device channel.
- The above described structure may further include strain inducing wells adjacent at least one gate region in the nFET device region and the pFET device region, wherein the strain inducing wells in the pFET device region increases compressive uniaxial strain and the strain inducing wells in the nFET device region increases tensile uniaxial strain.
- Another aspect of the present invention is a method of forming the above-described semiconducting structure, which includes a stress inducing liner and/or strain inducing wells that provide a uniaxial strain within the device channel portion of the substrate. Broadly, the method of present invention comprises the steps of:
- providing a substrate having at least one strained semiconducting surface, said at least one strained semiconducting surface having an internal strain in a first direction and a second direction having equal magnitude, wherein said first direction is within a same crystal plane and is perpendicular to said second direction;
- producing at least one semiconducting device atop said at least one strained semiconducting surface, said at least one semiconducting device comprising a gate conductor atop a device channel portion of said semiconducting surface, said device channel separating source and drain regions; and
- forming a strain inducing liner atop said at least one gate region, wherein said strain inducing liner produces a uniaxial strain in said device channel, wherein said magnitude of strain in said first direction is different than said second direction within said device channel portion of said at least one strained semiconducting surface.
- Another aspect of the present invention is a method of increasing the biaxial strain within the semiconducting layer. The biaxial strain within the semiconducting layer may be increased in compression or tension by forming an isolation region surrounding the active device region having an intrinsically compressive or tensile dielectric fill material. In accordance with the inventive method, the uniaxial strain may be induced by forming a set of strain inducing wells adjacent the at least one gate region instead of, or in combination with, the strain inducing liner.
- The present invention also provides improved carrier mobility in semiconducting devices formed on a relaxed substrate, wherein a uniaxial strain parallel to the device channel of a transistor is provided by the combination of a strain inducing liner positioned atop the transistor and a strain inducing well positioned adjacent to the device channel. Broadly the inventive semiconductor structure comprises:
- a relaxed substrate;
- at least one gate region including a gate conductor atop a device channel portion of said relaxed substrate, said device channel portion separating source and drain regions adjacent said at least one conductor;
- strain inducing wells adjacent said at least one gate region; and
- a strain inducing liner positioned on said at least one gate regions, wherein said strain inducing liner and said strain inducing wells produce a uniaxial strain to said device channel portion of said relaxed portion of said substrate underlying said at least one gate region.
- Another aspect of the present invention is a complementary metal oxide semiconducting (CMOS) structure including nFET and pFET devices, wherein the devices may be formed on a substrate having biaxially strained semiconducting surfaces and/or relaxed semiconducting surfaces. Broadly, one method for providing a CMOS structure formed on a substrate having both relaxed and biaxially strained semiconducting surfaces comprises providing a substrate having a first device region and a second device region, producing at least one semiconducting device atop a device channel portion of said substrate in said first device region and said second device region; and producing a uniaxial strain in said first device region and said second device region, wherein said uniaxial strain is in a direction parallel to said device channel of said first device region and said second device region. The first device region may comprise a biaxially strained semiconducting surface and the second device region may comprise a relaxed semiconducting surface.
- In accordance with the present invention, producing a uniaxial strain in the first device region and the second device region further comprises processing the first device region and the second device region to provide a combination of strain inducing structures. The first device region may comprise a biaxially strained semiconducting surface and a strain inducing liner atop at least one semiconductor device, a biaxially strained semiconducting surface and strain inducing wells adjacent at least one semiconducting device, or a combination thereof. The second device region may comprise a relaxed substrate, a strain inducing liner atop at least one semiconducting device and strain inducing wells adjacent to at least one semiconducting device.
-
FIG. 1 is a pictorial representation (through a cross-sectional view) of one embodiment of the inventive semiconducting device including a nFET device channel having a uniaxial tensile strain, in which the uniaxial tensile strain is in a direction parallel with the device channel. -
FIG. 2 . is a pictorial representation (through a cross-sectional view) of another embodiment of the inventive semiconducting device including a pFET device channel having a uniaxial compressive strain atop a SiGe layer, in which the uniaxial compressive strain is in a direction parallel to the device channel. -
FIG. 3 is a pictorial representation (through a cross-sectional view) of another embodiment of the inventive semiconducting device including a pFET device channel having a uniaxial compressive strain atop a Si:C layer, in which the uniaxial compressive strain is in a direction parallel to the device channel. -
FIG. 4 is a pictorial representation (through a cross-sectional view) of one embodiment of the inventive CMOS structure including the nFET device depicted inFIG. 1 and the pFET device depicted inFIG. 2 . -
FIG. 5 is a pictorial representation (through a cross-sectional view) of one embodiment of the inventive CMOS structure including the nFET device depicted inFIG. 1 and the pFET device depicted inFIG. 3 . -
FIG. 6 is a pictorial representation (through a cross-sectional view) of another embodiment of the inventive semiconducting device including a nFET device channel having a uniaxial compressive strain formed atop a relaxed semiconducting substrate. -
FIG. 7 is a pictorial representation (through a cross-sectional view) of another embodiment of the inventive semiconducting device including a pFET device channel having a uniaxial tensile strain formed atop a relaxed semiconducting substrate. -
FIG. 8 is a pictorial representation (through a cross-sectional view) of one embodiment of the inventive CMOS structure including a relaxed substrate region and a biaxially strained semiconductor region. -
FIGS. 9( a)-9(c) are pictorial representations of the relationship between lattice dimension and uniaxial strain parallel to the device channel in compression and tension. -
FIG. 10 is a plot of Ioff v. Ion for nFET devices having tensile strain inducing and compressive strain inducing dielectric layers (tensile strain inducing and compressive strain inducing liners). -
FIG. 11 is a plot of Ioff v. Ion for pFET devices having tensile strain inducing and compressive strain inducing dielectric layers (tensile strain inducing and compressive strain inducing liners). - The present invention provides a CMOS structure including pFET and nFET devices, in which the symmetry of the unit lattice in the device channel of each device type can be broken down into three directions, where the lattice dimension (constant) of each direction is different by at least 0.05%. The lattice directions in the device channel include: parallel to the channel plane (x-direction), perpendicular to the channel plane (y-direction) and out of the channel plane (z-direction).
- The present invention further provides a strained silicon nFET in which the lattice constant parallel to the nFET device channel is larger than the lattice constant perpendicular to the nFET device channel, wherein the lattice constant differential is induced by a tensile uniaxial strain parallel to the device channel. The present invention also provides a strained silicon pFET in which the lattice constant perpendicular to the pFET device channel is larger than the lattice constant parallel to the pFET device channel, wherein the lattice constant differential is induced by a compressive uniaxial strain parallel to the device channel. The present invention further provides a pFET and/or nFET device on a relaxed substrate surface wherein the combination of a strain inducing liner and a strain inducing well produce a uniaxial strain parallel to the device channel portion of the pFET and/or nFET device.
- The present invention is now discussed in more detail referring to the drawings that accompany the present application. In the accompanying drawings, like and/or corresponding elements are referred to by like reference numbers. In the drawings, a single gate region is shown and described. Despite this illustration, the present invention is not limited to a structure including a single gate region. Instead, a plurality of such gate regions is contemplated.
- Referring to
FIG. 1 , in one embodiment of the present invention, an n-type field effect transistor (nFET) 20 is provided having a uniaxial tensile strain in thedevice channel 12 of the layeredstack 10, in which the uniaxial tensile strain is in a direction parallel to the length of thedevice channel 12. The length of thedevice channel 12 separates theextensions 7 of the source and drainregions device channel 12 of thenFET 20 is produced by the combination of the biaxial tensile strainedsemiconducting layer 15 and a tensilestrain inducing liner 25. Thegate region 5 comprises agate conductor 3 atop a gate dielectric 2. - The biaxial tensile strained
semiconducting layer 15 is formed by epitaxially growing silicon atop a SiGestrain inducing layer 17. A biaxial tensile strain is induced in epitaxial silicon grown on a surface formed of a material whose lattice constant is greater than that of silicon. The lattice constant of germanium is about 4.2 percent greater than that of silicon, and the lattice constant of a SiGe alloy is linear with respect to its' germanium concentration. As a result, the lattice constant of a SiGe alloy containing fifty atomic percent germanium is about 2.1 times greater than the lattice constant of silicon. Epitaxial growth of Si on such a SiGestrain inducing layer 17 yields a Si layer under a biaxial tensile strain, with the underlying SiGestrain inducing layer 17 being essentially unstrained, or relaxed, fully or partially. - The term “biaxial tensile” denotes that a tensile strain is produced in a first direction parallel to the
nFET device channel 12 and in a second direction perpendicular to thenFET device channel 12, in which the magnitude of the strain in the first direction is equal to the magnitude of the strain in the second direction. - The tensile
strain inducing liner 25, preferably comprises Si3N4, and is positioned atop thegate region 5 and the exposed surface of the biaxial tensile strainedsemiconducting layer 15 adjacent to thegate region 5. The tensilestrain inducing liner 25, in conjunction with the biaxial tensile strainedsemiconducting layer 15, produces a uniaxial tensile strain on thedevice channel 12 ranging from about 100 MPa to about 3000 MPa, in which the direction of the uniaxial strain on thedevice channel 12 is parallel to the length of thedevice channel 12. - Before the tensile
strain inducing liner 25 is formed, thedevice channel 12 is in a biaxial tensile strain, wherein the magnitude of the strain produced in the direction perpendicular to thedevice channel 12 is equal the strain produced in the direction parallel to thedevice channel 12. The application of the tensilestrain inducing liner 25 produces a uniaxial strain in the direction parallel to the device channel (x-direction) 12, wherein the magnitude of the tensile strain parallel to thedevice channel 12 is greater than the magnitude of the tensile strain perpendicular to thedevice channel 12. Further, the lattice constant within thenFET device 20 along thedevice channel 12 is greater than the lattice constant across thedevice channel 12. - Still referring to
FIG. 1 , in another embodiment of the present invention, tensilestrain inducing wells 30 are positioned adjacent to thedevice channel 12 in respective source and drainregions strain inducing wells 30 comprising intrinsically tensile Si:C can be epitaxially grown atop a recessed portion of the biaxial tensile strainedsemiconducting layer 15. The term “intrinsically tensile Si:C layer” denotes that a Si:C layer is under an internal tensile strain, in which the tensile strain is produced by a lattice mismatch between the smaller lattice dimension of the Si:C and the larger lattice dimension of the layer on which the Si:C is epitaxially grown. The tensilestrain inducing wells 30 produce a uniaxial tensile strain within thedevice channel 12 in a direction parallel to thenFET device channel 12. - In one embodiment, the tensile
strain inducing wells 30 may be omitted when the tensilestrain inducing liner 25 is provided. In another embodiment of the present invention, the tensilestrain inducing liner 25 may be omitted when the tensilestrain inducing wells 30 are provided. In yet another embodiment, both the tensilestrain inducing wells 30 and the tensilestrain inducing liner 25 are employed. The method for forming theinventive nFET 20 is now described in greater detail. - In a first process step, a
layered stack 10 is provided comprising a biaxial tensile strainedsemiconducting layer 15. Thelayered stack 10 may include: tensile strained Si on SiGe, strained Si on SiGe-on-insulator (SSGOI) or tensile strained Si directly on insulator (SSDOI). In a preferred embodiment,layered stack 10 comprises tensile SSGOI having a silicon-containing biaxial tensile strainedsemiconducting layer 15 atop a SiGestrain inducing layer 17. - In a first process step, a SiGe
strain inducing layer 17 is formed atop a Si-containingsubstrate 9. The term “Si-containing layer” is used herein to denote a material that includes silicon. Illustrative examples of Si-containing materials include, but are not limited to: Si, SiGe, SiGeC, SiC, polysilicon, i.e., polySi, epitaxial silicon, i.e., epi-Si, amorphous Si, i.e., a:Si, SOI and multilayers thereof. An optional insulating layer may be positioned between the SiGestrain inducing layer 17 and the Si-containingsubstrate 9. - The SiGe
strain inducing layer 17 is formed atop the entire Si-containingsubstrate 10 using an epitaxial growth process or by a deposition process, such as chemical vapor deposition (CVD). The Ge content of the SiGestrain inducing layer 17 typically ranges from 5% to 50%, by atomic weight %, with from 10% to 20% being even more typical. Typically, the SiGestrain inducing layer 17 can be grown to a thickness ranging from about 10 nm to about 100 nm. - The biaxial tensile strained
semiconducting layer 15 is then formed atop theSiGe layer 17. The biaxial tensile strainedsemiconducting layer 15 comprises an epitaxially grown Si-containing material having lattice dimensions that are less than the lattice dimensions of theunderlying SiGe layer 17. The biaxial tensile strainedsemiconducting layer 15 can be grown to a thickness that is less than its critical thickness. Typically, the biaxially tensile strainedsemiconducting layer 15 can be grown to a thickness ranging from about 10 nm to about 100 nm. - Alternatively, a biaxial tensile strained
semiconducting layer 15 can be formed directly atop an insulating layer to provide a strained silicon directly on insulator (SSDOI) substrate. In this embodiment, a biaxial tensile strainedsemiconducting layer 15 comprising epitaxial Si is grown atop a wafer having a SiGe surface. The biaxial tensile strainedsemiconducting layer 15 is then bonded to a dielectric layer of a support substrate using bonding methods, such as thermal bonding. Following bonding, the wafer having a SiGe surface and the SiGe layer atop the strained Si layer are removed using a process including smart cut and etching to provide a biaxial tensile strainedsemiconducting layer 26 directly bonded to a dielectric layer. A more detailed description of the formation of a strained Si directly oninsulator substrate 105 having at least a biaxial tensile strainedsemiconducting layer 15 is provided in co-assigned U.S. Pat. No. 6,603,156 entitled STRAINED Si ON INSULATOR STRUCTURES, the entire content of which is incorporated herein by reference. - Following the formation of the stacked
structure 10 having a biaxial tensile strainedsemiconducting layer 15,nFET devices 20 are then formed using conventional MOSFET processing steps including, but not limited to: conventional gate oxidation pre-clean and gate dielectric 2 formation;gate electrode 3 formation and patterning; gate reoxidation; source anddrain extension 7 formation;sidewall spacer 4 formation by deposition and etching; and source and drain 13, 14 formation. - In a next process step, a tensile
strain inducing liner 25 is then deposited at least atop thegate region 5 and the exposed surface of the biaxial tensile strainedsemiconducting layer 15 adjacent to thegate region 5. The tensilestrain inducing liner 25 in conjunction with the biaxial tensile strainedsemiconducting layer 15 produces a uniaxial tensile strain within thedevice channel 12 of the nFET device having a direction parallel with thedevice channel 12. The tensilestrain inducing liner 25 may comprise a nitride, an oxide, a doped oxide such as boron phosphate silicate glass, Al2O3, HfO2, ZrO2, HfSiO, other dielectric materials that are common to semiconductor processing or any combination thereof. The tensilestrain inducing liner 25 may have a thickness ranging from about 10 nm to about 500 nm, preferably being about 50 nm. The tensilestrain inducing liner 25 may be deposited by plasma enhanced chemical vapor deposition (PECVD) or rapid thermal chemical vapor deposition (RTCVD). - Preferably, the tensile
strain inducing liner 25 comprises a nitride, such as Si3N4, wherein the process conditions of the deposition process are selected to provide an intrinsic tensile strain within the deposited layer. For example, plasma enhanced chemical vapor deposition (PECVD) can provide nitride stress inducing liners having an intrinsic tensile strain. The stress state of the nitride stress including liners deposited by PECVD can be controlled by changing the deposition conditions to alter the reaction rate within the deposition chamber. More specifically, the stress state of the deposited nitride strain inducing liner may be set by changing the deposition conditions such as: SiH4/N2/He gas flow rate, pressure, RF power, and electrode gap. - In another example, rapid thermal chemical vapor deposition (RTCVD) can provide nitride tensile
strain inducing liners 25 having an internal tensile strain. The magnitude of the internal tensile strain produced within the nitride tensilestrain inducing liner 25 deposited by RTCVD can be controlled by changing the deposition conditions. More specifically, the magnitude of the tensile strain within the nitride tensilestrain inducing liner 25 may be set by changing deposition conditions such as: precursor composition, precursor flow rate and temperature. - In another embodiment of the present invention, tensile
strain inducing wells 30 may be formed following the formation of thenFET devices 20 and prior to the deposition of the tensilestrain inducing liner 25. In a first process step, a recess is formed within the portion of the biaxially tensile strainedsemiconducting layer 15, in which the source and drainregions semiconducting layer 15 adjacent the gate region. A directional (anisotropic) etch then recesses the surface of the biaxially tensile strainedsemiconducting layer 15 overlying the source and drainregions gate region 5 is positioned. - In a preferred embodiment, the tensile
strain inducing wells 30 encroach underneath thesidewall spacers 4 that abut thegate electrode 3 in thegate region 5. By positioning the tensilestrain inducing wells 30 closer to thedevice channel 12, the strain produced along thedevice channel 12 is increased. The tensilestrain inducing wells 30 may be positioned in closer proximity to thedevice channel 12 by an etch process including a first directional (anisotropic) etch followed by an non-directional (isotropic) etch, in which the non-directional etch undercuts thesidewall spacers 4 to provide a recess encroaching thedevice channel 12. - In a next process step, silicon doped with carbon (Si:C) is then epitaxially grown atop the recessed surface of the biaxial tensile strained
semiconducting layer 15 overlying the source and drainregions strain inducing wells 30. The epitaxially grown Si:C is under an internal tensile strain (also referred to as an intrinsic tensile strain), in which the tensile strain is produced by a lattice mismatch between the smaller lattice dimension of the epitaxially grown Si:C and the larger lattice dimension of the recessed surface of the biaxial tensile strainedsemiconducting layer 15 on which the Si:C is epitaxially grown. The tensilestrain inducing wells 30 produce a uniaxial tensile strain within thedevice channel 12 of thenFET device 20 having a direction parallel with thedevice channel 12. Although Si:C is preferred, any intrinsically tensile material may be utilized, such as Si, intrinsically tensile nitrides and oxides, so long as a uniaxial tensile strain is produced within thedevice channel 12. - In another embodiment of the present invention, a tensile strain inducing
isolation region 50 is then formed comprising an intrinsically tensile dielectric fill, wherein the intrinsically tensile dielectric fill increases the magnitude of the strain within the biaxially tensile strainedsemiconducting layer 15 by about 0.05 to about 1%. Theisolation regions 50 are formed by first etching a trench using a directional etch process, such as reactive ion etch. Following trench formation, the trenches are then filled with a dielectric having an intrinsic tensile strain, such as nitrides or oxides deposited by chemical vapor deposition. The deposition conditions for producing the intrinsically tensile dielectric fills are similar to the deposition conditions disclosed above for forming the tensilestrained dielectric liner 25. A conventional planarization process such as chemical-mechanical polishing (CMP) may optionally be used to provide a planar structure. - Referring to
FIG. 2 and in another embodiment of the present invention, a p-type field effect transistor (pFET) 45 is provided having a uniaxial compressive strain in thedevice channel 12 of thesubstrate 10, in which the uniaxial compressive strain is in a direction parallel to the length of thedevice channel 12. In this embodiment, the uniaxial compressive strain is produced by the combination of the biaxial tensile strainedsemiconducting layer 15 and a compressivestrain inducing liner 55. - The biaxial tensile strained
semiconducting layer 15 is epitaxially grown Si atop a SiGestrain inducing layer 17 similar to the biaxial tensile strainedsemiconducting layer 15 described above with reference toFIG. 1 . The biaxial tensile strainedsemiconducting layer 15, can comprise epitaxial silicon grown atop a SiGestrain inducing layer 17, in which the Ge concentration of the SiGe strained inducinglayer 17 is greater than 5%. - Referring back to
FIG. 2 , the compressivestrain inducing liner 55, preferably comprises Si3N4, and is positioned atop thegate region 5 and the exposed surface of the biaxial tensile strainedsemiconducting layer 15 adjacent to thegate region 5. The compressivestrain inducing liner 55 in conjunction with the biaxial tensile strainedsemiconducting layer 15 produces a uniaxial compressive strain on thedevice channel 12 ranging from about 100 MPa to about 2000 MPa, in which the direction of the uniaxial strain is parallel to the length of thedevice channel 12. - Before the compressive
strain inducing liner 55 is formed, thedevice channel 12 is in a biaxial tensile strain, wherein the magnitude of the tensile strain produced in the direction perpendicular to thedevice channel 12 is equal the tensile strain produced in the direction parallel to thedevice channel 12. The application of the compressivestrain inducing liner 55 produces a uniaxial compressive strain in a direction parallel to thedevice channel 12. Therefore, the lattice constant within thepFET device 45 across thedevice channel 12 is greater than the lattice constant along thedevice channel 12. - Still referring to
FIG. 2 , and in another embodiment of the present invention, compressivestrain inducing wells 60 are positioned adjacent thedevice channel 12 in respective source and drainregions strain inducing wells 60 comprising intrinsically compressive SiGe can be epitaxially grown atop a recessed portion of the biaxial tensile strainedsemiconducting layer 15. The term “intrinsically compressive SiGe layer” denotes that a SiGe layer is under an intrinsic compressive strain (also referred to as an intrinsic compressive strain), in which the compressive strain is produced by a lattice mismatch between the larger lattice dimension of the SiGe and the smaller lattice dimension of the layer on which the SiGe is epitaxially grown. The compressivestrain inducing wells 60 produce a uniaxial compressive strain within thedevice channel 12. The uniaxial compressive strain within thedevice channel 12 can be increased by positioning the compressivestrain inducing wells 60 in close proximity to the device channel. In one preferred embodiment, the compressivestrain inducing wells 60 encroach underneath thesidewall spacers 4 that abut thegate electrode 3 in thegate region 5. - The method for forming the
inventive pFET 45 is now described. In a first process step, alayered structure 10 is provided having a biaxial tensile strainedsemiconducting layer 15. In one embodiment, the layeredstructure 10 comprises a biaxial tensile strainedsemiconducting layer 15 overlying a SiGestrain inducing layer 17, in which the SiGestrain inducing layer 17 is formed atop a Si-containingsubstrate 9. The Si-containingsubstrate 9 and theSiGe layer 17 are similar to the Si-containingsubstrate 9 and theSiGe layer 17 described above with reference toFIG. 1 . - Following the formation of the layered
structure 10,pFET devices 45 are then formed using conventional processes. ThepFET devices 45 are formed using MOSFET processing similar to those for producing thenFET devices 20, as described with reference toFIG. 1 , with the exception that the source and drainregions - Referring back to
FIG. 2 , in a next process step, a compressivestrain inducing liner 55 is then deposited at least atop thegate region 5 and the exposed surface of the biaxial tensile strainedsemiconducting layer 15 adjacent to thegate region 5. The compressivestrain inducing liner 55 may comprise a nitride, an oxide, a doped oxide such as boron phosphate silicate glass, Al2O3, HfO2, ZrO2, HfSiO, other dielectric materials that are common to semiconductor processing or any combination thereof. The compressivestrain inducing liner 55 may have a thickness ranging from about 10 nm to about 100 nm, preferably being about 50 nm. The compressivestrain inducing liner 55 may be deposited by plasma enhanced chemical vapor deposition (PECVD). - Preferably, the compressive
strain inducing liner 55 comprises a nitride, such as Si3N4, wherein the process conditions of the deposition process are selected to provide an intrinsic compressive strain within the deposited layer. For example, plasma enhanced chemical vapor deposition (PECVD) can provide nitride strain inducing liners having a compressive internal strain. The stress state of the deposited nitride strain inducing liner may be set by changing the deposition conditions to alter the reaction rate within the deposition chamber, in which the deposition conditions include SiH4/N2/He gas flow rate, pressure, RF power, and electrode gap. - In another embodiment of the present invention, SiGe compressive
strain inducing wells 60 may be formed following the formation of thepFET devices 45 and prior to the deposition of the compressivestrain inducing liner 55. In a first process step, a recess is formed within the portion of the biaxial tensile strainedsemiconducting layer 15 adjacent to thegate region 5, in which the source and drainregions semiconducting layer 15 adjacent the gate region. A directional etch process then recesses the surface of the biaxial tensile strainedsemiconducting layer 15 overlying the source and drainregions gate region 5 is positioned. In a preferred embodiment, the compressivestrain inducing wells 60 may be positioned in closer proximity to the device channel by an etch process including a first directional (anisotropic) etch followed by a non-directional (isotropic) etch, in which the non-directional etch undercuts thesidewall spacers 4 to provide a recess encroaching thedevice channel 12. By positioning the compressivestrain inducing wells 60 closer to thedevice channel 12, the strain produced along thedevice channel 12 is increased. - In a next process step, SiGe is then epitaxially grown atop the recessed surface of the biaxial tensile strained
semiconducting layer 15 overlying the source and drainregions strain inducing wells 60. The epitaxially grown SiGe is under an internal compressive strain (also referred to as an intrinsic compressive strain), in which the compressive strain is produced by a lattice mismatch between the larger lattice dimension of the epitaxially grown SiGe and the smaller lattice dimension of the recessed surface of the biaxial tensile strainedsemiconducting layer 15, on which the SiGe is epitaxially grown. The compressivestrain inducing wells 60 produce a uniaxial compressive strain within thedevice channel 12 of thepFET device 45 having a direction parallel to thedevice channel 12. - In one embodiment, the compressive
strain inducing wells 60 may be omitted when the compressivestrain inducing liner 55 is provided. In another embodiment of the present invention, the compressivestrain inducing liner 55 may be omitted when the compressivestrain inducing wells 60 are provided. - In another embodiment of the present invention, a compressive strain inducing
isolation region 65 is formed comprising an intrinsically compressive dielectric fill, wherein the intrinsically compressive dielectric fill increases the magnitude of the strain in the biaxial tensile strainedsemiconducting layer 15 by about 0.05 to about 1%. The compressive strain inducingisolation regions 65 are formed by first etching a trench using a directional etch process, such as reactive ion etch. Following trench formation, the trench is then filled with a dielectric having an intrinsic compressive strain, such as nitrides or oxides deposited by chemical vapor deposition. The deposition conditions for producing the compressive strain inducing dielectric fill are similar to the deposition conditions disclosed above for forming the compressive straineddielectric liner 55. - Referring to
FIG. 3 , in another embodiment of the present invention, apFET 75 is provided having a uniaxial compressive strain in thedevice channel 12 of the substrate 10 (a), in which the compressive uniaxial strain is in a direction parallel to the length of thedevice channel 12. In this embodiment, the uniaxial compressive strain is produced by the combination of the biaxial compressive strainedsemiconducting layer 26 and a compressivestrain inducing liner 55. - The biaxial compressive strained
semiconducting layer 26 is epitaxial silicon grown atop a silicon doped with carbon (Si:C) strain inducinglayer 18. A biaxial compressive strain is induced in epitaxial silicon grown on a surface formed of a material whose lattice constant is smaller than that of silicon. The lattice constant of carbon is smaller than that of silicon. - Epitaxial growth of Si on such a Si:C
strain inducing layer 18 yields a Si layer under a biaxial compressive strain, with the underlying Si:Cstrain inducing layer 18 being essentially unstrained, or relaxed. The term “biaxially compressive” denotes that a compressive strain is produced in a first direction parallel to thedevice channel 12 and in a second direction perpendicular to thedevice channel 12, where the magnitude of the strain in the first direction is equal to the magnitude of the strain in the second direction. - The compressive
strain inducing liner 55 is similar to the compressive strain inducing liner described above with reference toFIG. 2 and preferably comprises Si3N4. Referring back toFIG. 3 , the compressivestrain inducing liner 55 is positioned atop thegate region 5 and the exposed surface of the biaxial compressive strainedsemiconducting layer 26 adjacent to thegate region 5. - The compressive
strain inducing liner 55 produces a uniaxial compressive strain on thedevice channel 12 ranging from about 100 MPa to about 2000 MPa, in which the direction of the uniaxial strain is parallel to the length of thedevice channel 12. - Before the compressive
strain inducing liner 55 is formed, thedevice channel 12 is in a biaxial compressive strain; since the magnitude of the strain produced in the direction perpendicular to thedevice channel 12 is equal the strain produced in the direction parallel to thedevice channel 12. The application of the compressivestrain inducing liner 55 produces a uniaxial strain in the direction parallel thedevice channel 12, wherein the magnitude of the compressive strain perpendicular to thedevice channel 12 is less than the magnitude of the compressive strain parallel thedevice channel 12. Further, the lattice constant within thepFET device 75 perpendicular thedevice channel 12 is greater than the lattice constant along thedevice channel 12. - Still referring to
FIG. 3 , in another embodiment of the present invention, SiGe compressivestrain inducing wells 60 are positioned adjacent thedevice channel 12. The compressivestrain inducing wells 60 comprising intrinsically compressive SiGe can be epitaxially grown atop a recessed portion of the biaxial compressive strainedsemiconducting layer 26 and is similar to the SiGe compressive strain inducing well 60 described with reference toFIG. 2 . Preferably, SiGe compressivestrain inducing wells 60 encroach underneath thesidewall spacers 4 that abut thegate electrode 3 in thegate region 5. - The method for forming the
inventive pFET 75 is now described in greater detail. In a first process step, a stacked structure 10(a) is provided having a biaxial compressive strainedsemiconducting layer 26 overlying a Si:Cstrain inducing layer 18, in which the Si:Cstrain inducing layer 18 is foamed atop a Si-containingsubstrate 9. The Si-containingsubstrate 9 depicted inFIG. 3 is similar to the Si-containingsubstrate 9 described above with reference toFIG. 1 . - The Si:C
strain inducing layer 18 is formed atop the entire Si-containingsubstrate 9 using an epitaxial growth process, wherein the C content of the Si:Cstrain inducing layer 18 is less than about 6%, by atomic %, preferably ranging from 0.5% to 4%. Typically, the Si:Cstrain inducing layer 18 can be grown to a thickness ranging from about 10 nm to about 100 nm. - The biaxial compressive strained
semiconducting layer 26 is then formed atop the Si:Cstrain inducing layer 18. The biaxial compressive strainedsemiconducting layer 26 comprises an epitaxially grown Si-containing material having lattice dimensions that are larger than the lattice dimensions of the underlying Si:C layer 18. The biaxial compressive strainedsemiconducting layer 26 can be grown to a thickness that is less than its' critical thickness. Typically, the biaxial compressive strainedsemiconducting layer 26 can be grown to a thickness ranging from about 10 nm to about 100 nm. - Alternatively, a biaxial compressively strained
semiconducting layer 26 can be formed directly atop an insulating layer to provide a strained silicon directly on insulator (SSDOI) substrate. In this embodiment, a compressively strainedsemiconducting layer 26 comprising epitaxial Si is grown atop a handling wafer having a Si:C surface. The compressively strainedsemiconducting layer 26 is then bonded to a dielectric layer of a support substrate using bonding methods, such as thermal bonding. Following bonding, the handling wafer having a Si:C surface is removed using smart cut and etching to provide a biaxial compressive strainedsemiconducting layer 26 directly bonded to a dielectric layer. - Following the formation of the layered structure 10(a),
pFET devices 75 are formed atop the biaxial compressively strainedsemiconducting layer 26, as described with reference toFIG. 2 . - Referring back to
FIG. 3 , in a next process step, a compressivestrain inducing liner 55 is then deposited at least atop thegate region 5 and the exposed surface of the biaxial compressive strainedsemiconducting layer 26 adjacent to thegate region 5. The compressivestrain inducing liner 55 is similar to the compressive strain inducing liner described above with reference toFIG. 2 . - Preferably, the compressive
strain inducing liner 55 comprises a nitride, such as Si3N4, wherein the process conditions of the deposition process are selected to provide an intrinsic compressive strain within the deposited layer. For example, plasma enhanced chemical vapor deposition (PECVD) can provide nitride stress inducing liners having a compressive internal stress. The stress state of the deposited nitride stress inducing liner may be set by changing the deposition conditions to alter the reaction rate within the deposition chamber, in which the deposition conditions include SiH4/N2/He gas flow rate, pressure, RF power, and electrode gap. - Similar to the embodiment depicted in
FIG. 2 , compressivestrain inducing wells 60, preferably comprising intrinsically compressive SiGe, and compressive strain inducingisolation regions 65, preferably comprising intrinsically compressive dielectric fill, may then be formed as depicted inFIG. 3 . Preferably, the compressivestrain inducing wells 60 encroach underneath thesidewall spacers 4 that abut thegate electrode 3 in thegate region 5. - Referring to
FIG. 4 , in another embodiment of the present invention, a CMOS structure is provided incorporating thenFET devices 20 of the present invention as depicted inFIG. 1 , and thepFET devices 45 of the present invention as depicted inFIG. 2 , on thesame substrate 100. EachnFET device 20 has adevice channel 12 in which the lattice constant in the direction parallel to thenFET device channel 12 is larger than the lattice constant in the direction perpendicular to thenFET device channel 12, wherein the lattice constant differential is induced by a tensile uniaxial strain. EachpFET 45 has adevice channel 12 in which the lattice constant in the direction perpendicular to thepFET device channel 12 is larger than the lattice constant parallel to thepFET device channel 12, wherein the lattice constant differential is induced by a compressive uniaxial strain. The CMOS structure depicted inFIG. 4 is formed using the above-described methods for producing thenFET device 20 and thepFET device 45. - More specifically, a
layered structure 100 is first provided including a biaxial tensile strainedsemiconducting layer 15 formed overlying a SiGestrain inducing layer 17, as described above with reference toFIG. 1 .NFET devices 20 are then formed within annFET device region 120 of thesubstrate 100 andpFET devices 45 are then formed within apFET device region 140 of thesubstrate 100, wherein thenFET device region 120 is separated from the pFET device region by anisolation region 70. Similar to the previous embodiments, the biaxial strain produced within thepFET device region 140 and thenFET device region 120 may be increased by filling theisolation region 70 with an intrinsically compressive or intrinsically tensile dielectric fill. - The
pFET device region 140 and thenFET device region 120 are then selectively processed using conventional block masks. For example, a first block mask is fowled atop thepFET device region 140, leaving thenFET device region 120 exposed. ThenFET device region 120 is then processed to producenFET devices 20, a tensilestrain inducing liner 25 and tensilestrain inducing wells 30, as described above with reference toFIG. 1 . ThenFET device region 120 and thepFET device region 140 are separated by anisolation region 70, wherein an intrinsically tensile or intrinsically compressive dielectric fill material can increase the biaxial strain within the nFET orpFET device regions - The first block mask is then removed and a second block mask is formed atop the
nFET device region 120, leaving thepFET device region 140 exposed. ThepFET device region 140 is processed to producepFET devices 45, a compressivestrain inducing liner 55 and compressivestrain inducing wells 60, as described above with reference toFIG. 2 . The second block mask is then removed. - Referring to
FIG. 5 , in another embodiment of the present invention, a CMOS structure is provided incorporating thenFET device 20, depicted inFIG. 1 , and thepFET device 75, depicted inFIG. 3 , on the same substrate. The CMOS structure depicted inFIG. 5 provides further enhancement of nFET current drive as well as improvement of pFET current drive on thesame substrate 105. - The CMOS structure depicted in
FIG. 5 is formed using the above-described methods for producingnFET devices 20, as depicted inFIG. 1 , and thepFET devices 75, as depicted inFIG. 3 , wherein block masks are utilized to selectively process the portion of the CMOS structure in which thenFET devices 20 and thepFET devices 75 are formed. - First, a
strained Si substrate 105 is provided having at least a biaxial compressively strainedsemiconducting layer 26 overlying a Si:Cstrain inducing layer 18 in thepFET device region 140 and a biaxial tensile strainedcompressive layer 15 overlying a SiGestrain inducing layer 17 in thenFET device region 120. Thestrained Si substrate 105 may be formed using deposition, epitaxial growth, photolithography and etching. A more detailed description of the formation of a biaxialstrained Si substrate 105 comprising a compressively strainedsemiconducting layer 26 and a tensile strainedsemiconducting layer 15 is provided in co-assigned U.S. patent application Ser. No. 10/859,736, filed Jun. 3, 2004 entitled STRAINED Si ON MULTIPLE MATERIALS FOR BULK OR SOI SUBSTRATE, the entire content of which is incorporated herein by reference. - In a next process step, a first block mask is fanned atop the
pFET device region 140, leaving the biaxial tensile strainedsemiconducting layer 15 in thenFET device region 120 exposed. The biaxial tensile strainedsemiconducting layer 15 is processed to providenFET devices 20 comprising a tensilestrain inducing liner 25 and tensilestrain inducing wells 30, wherein a tensile uniaxial strain is produced within thenFET device channels 12. ThenFET devices 20 are processed in accordance with the method described above with reference toFIG. 1 . - Following the formation of the
nFET devices 20, the first block mask is stripped to expose the biaxial compressive strainedsemiconducting layer 26 and a second block mask is formed atop thenFET devices 20 positioned in the biaxial tensile strainedsemiconducting layer 15. The biaxial compressively strainedsemiconducting layer 26 is processed to providepFET devices 75 comprising a compressivestrain inducing liner 55 and compressivestrain inducing wells 60, in which a uniaxial compressive strain is produced within thedevice channel 12 of thepFET devices 75. ThepFET devices 75 are processed in accordance with the method described above with reference toFIG. 3 . - Referring to
FIG. 6 , in another embodiment of the present invention, a n-type field effect transistor (nFET) 20 is provided having a uniaxial tensile strain in thedevice channel 12 portion of arelaxed substrate 85 is which the uniaxial tensile strain is in a direction parallel to the length of thedevice channel 12. The uniaxial tensile strain along thedevice channel 12 of thenFET device 20 is produced by the combination of a tensilestrain inducing liner 25 and a tensile strain inducing well 30. - The term “relaxed substrate” denotes a substrate that does not have an internal strain, in which the lattice dimension in the direction parallel to the channel plane (x-direction), perpendicular to the channel plane (y-direction) and out of the channel plane (z-direction) are the same. The
relaxed substrate 85 may comprise any semiconducting material, including but not limited to: Si, strained Si, Si1-yCy, Si1-x-yGexCy, Si1-xGex, Si alloys, Ge, Ge alloys, GaAs, InAs, InP as well as other III-V and II-VI semiconductors. Therelaxed substrate 85 may also be silicon-on-insulator substrates (SOI) or SiGe-on-insulator (SGOI) substrates. The thickness of therelaxed substrate 85 is inconsequential to the present invention. Preferably, therelaxed substrate 85 comprises a Si-containing material. - The tensile
strain inducing liner 25, preferably comprises Si3N4, and is positioned atop thegate region 5 and the exposed surface of therelaxed substrate 85 adjacent to thegate region 5. The tensilestrain inducing liner 25 may comprise a nitride, an oxide, a doped oxide such as boron phosphate silicate glass, Al2O3, HfO2, ZrO2, HfSiO, other dielectric materials that are common to semiconductor processing or any combination thereof. The tensilestrain inducing liner 25 may have a thickness ranging from about 10 nm to about 500 nm, preferably being about 50 nm. The tensilestrain inducing liner 25 may be deposited by plasma enhanced chemical vapor deposition (PECVD) or rapid thermal chemical vapor deposition (RTCVD). - Preferably, the tensile inducing
liner 25 comprises a nitride, such as Si3N4, wherein the process conditions of the deposition process are selected to provide an intrinsic tensile strain within the deposited layer. For example, plasma enhanced chemical vapor deposition (PECVD) can provide nitride stress inducing liners having an intrinsic tensile strain. The stress state of the nitride stress including liners deposited by PECVD can be controlled by changing the deposition conditions to alter the reaction rate within the deposition chamber. More specifically, the stress state of the deposited nitride strain inducing liner may be set by changing the deposition conditions such as: SiH4/N2/He gas flow rate, pressure, RF power, and electrode gap. In another example, rapid thermal chemical vapor deposition (RTCVD) can provide nitride tensilestrain inducing liners 25 having an internal tensile strain. The magnitude of the internal tensile strain produced within the nitride tensilestrain inducing liner 25 deposited by RTCVD can be controlled by changing the deposition conditions. More specifically, the magnitude of the tensile strain within the nitride tensilestrain inducing liner 25 may be set by changing deposition conditions such as: precursor composition, precursor flow rate and temperature. - The tensile
strain inducing wells 30 are positioned adjacent thedevice channel 12 in respective source and drainregions strain inducing wells 30 comprising intrinsically tensile Si:C can be epitaxially grown atop a recessed portion of therelaxed substrate 85. - The tensile
strain inducing wells 30 in combination with the tensilestrain inducing liner 25 produces a uniaxial tensile strain within thedevice channel 12 in a direction parallel with thenFET device channel 12. The combination of the tensilestrain inducing liner 25 and thestrain inducing wells 30 produces a uniaxial compressive strain on thedevice channel 12 ranging from about 100 MPa to about 2000 MPa, in which the direction of the uniaxial strain is parallel to the length of thedevice channel 12. The method for fowling the structure depicted inFIG. 1 is applicable for providing the structure depicted inFIG. 6 with the exception that the method of forming the structure depicted inFIG. 6 includes arelaxed substrate 85 as opposed to a strained substrate of the previous embodiment. - Referring to
FIG. 7 , in another embodiment of the present invention, a p-type field effect transistor (pFET) 45 is provided having a uniaxial compressive strain in thedevice channel 12 portion of arelaxed substrate 85 is which the uniaxial compressive strain is in a direction parallel to the length of thedevice channel 12. A compressivestrain inducing liner 55 in combination with compressivestrain inducing wells 60 produces a compressive uniaxial strain along thedevice channel 12 portion of therelaxed substrate 85, wherein the uniaxial compressive strain parallel to the device channel provides carrier mobility enhancements inpFET devices 45. - The
relaxed substrate 85 is similar to the relaxed substrate depicted in theFIG. 6 . The application of the compressivestrain inducing liner 55 in combination with the compressivestrain inducing wells 60 produces a uniaxial compressive strain in a direction parallel to thedevice channel 12. Therefore, the lattice constant within thepFET device 45 across thedevice channel 12 is greater than the lattice constant along thedevice channel 12. - The compressive
strain inducing liner 55 may comprise a nitride, an oxide, a doped oxide such as boron phosphate silicate glass, Al2O3, HfO2, ZrO2, HfSiO, other dielectric materials that are common to semiconductor processing or any combination thereof. The compressivestrain inducing liner 55 may have a thickness ranging from about 10 nm to about 100 nm, preferably being about 50 nm. The compressivestrain inducing liner 55 may be deposited by plasma enhanced chemical vapor deposition (PECVD). - Preferably, the compressive
strain inducing liner 55 comprises a nitride, such as Si3N4, wherein the process conditions of the deposition process are selected to provide an intrinsic tensile strain within the deposited layer. For example, plasma enhanced chemical vapor deposition (PECVD) can provide nitride stress inducing liners having a compressive internal stress. The stress state of the deposited nitride stress inducing liner may be set by changing the deposition conditions to alter the reaction rate within the deposition chamber, in which the deposition conditions include SiH4/N2/He gas flow rate, pressure, RF power, and electrode gap. - The compressive
strain inducing wells 60 are positioned adjacent thedevice channel 12 in respective source and drainregions strain inducing wells 60 comprising intrinsically compressive SiGe can be epitaxially grown atop a recessed portion of therelaxed substrate 85. - The combination of the compressive
strain inducing liner 55 and the compressivestrain inducing wells 60 produces a uniaxial compressive strain on thedevice channel 12 ranging from about 100 MPa to about 2000 MPa, in which the direction of the uniaxial compressive strain is parallel to the length of thedevice channel 12. The method for forming the structure depicted inFIG. 2 is applicable for providing the structure depicted inFIG. 7 with the exception that the method of forming the structure depicted inFIG. 7 includes arelaxed substrate 85. - Referring to
FIG. 8 , in another embodiment of the present invention, a CMOS structure is provided incorporating at least one field effect transistor (FET) 151 having a uniaxial strain along thedevice channel 12 of arelaxed substrate region 150 and at least oneFET 149 having a uniaxial strain along thedevice channel 12 of a biaxiallystrained substrate region 160. - The uniaxial strain in the
relaxed substrate region 150 is provided by the combination of astrain inducing liner 152 atop theFET 151 andstrain inducing wells 153 adjacent to theFET 151. Thestrain inducing liner 152 andstrain inducing wells 153 may be processed to induce a tensile strain on thedevice channel 12 of the relaxedsemiconducting surface 85, as described above with reference toFIG. 6 , or to induce a compressive strain on thedevice channel 12 of the relaxedsemiconducting surface 85, as described above with reference toFIG. 7 . - The uniaxial strain in the biaxially
strained substrate region 160 is provided by the combination of astrain inducing layer 155 underlying thedevice channel 12 with astrain inducing liner 161 and/orstrain inducing wells 154. Thestrain inducing layer 155 within the biaxiallystrained substrate region 160 may comprise silicon doped with carbon (Si:C) or silicon germanium doped with carbon (SiGe:C) and provide a compressive biaxially strained semiconducting surface, as described above with reference toFIG. 3 , or silicon germanium (SiGe) and provide a tensile biaxially strained semiconducting surface, as described above with reference toFIGS. 1 and 2 .Isolation regions 170 comprising intrinsically tensile strained or intrinsically compressively strained dielectric fill can increase the biaxial strain produced within the biaxiallystrained substrate region 160. - The
strain inducing wells 154 within the biaxiallystrained substrate region 160 may comprise silicon germanium (SiGe), hence providing a compressive uniaxial strain to thedevice channel 12 of the biaxiallystrained substrate region 160, as described above with reference toFIGS. 2 and 3 . Thestrain inducing wells 154 may also comprise silicon doped with carbon (Si:C) or silicon germanium doped with carbon (SiGe:C), hence providing a tensile uniaxial strain to thedevice channel 12 of the biaxiallystrained substrate region 160, as described above with reference toFIG. 1 . Thestrain inducing liner 161 may be formed atop theFET 149 in the biaxiallystrained substrate region 160 to provide a tensile or compressive uniaxial strain to thedevice channel 12 of the biaxiallystrained substrate region 160, as described above with reference toFIGS. 1-3 . - The CMOS structure depicted in
FIG. 8 may be formed using a method similar to the method used for providing the CMOS structure depicted inFIG. 7 , with the exception that a strain inducing layer is not present in therelaxed substrate region 150. Alternatively, a strain inducing layer may be present in therelaxed substrate region 150 so long as the semiconducting surface overlying the strain inducing layer is grown to a thickness greater than its' critical thickness. - The following examples have been provided to further illustrate the present invention and to demonstrate some advantages that can arise therefrom. The examples have been provided for illustrative purposes only and therefore the present invention should not be limited to the examples depicted below.
- In this example, a dielectric capping layer (compressive or tensile strain inducing layer) was used to enhance the drive current by introducing a uniaxial strain along the FET channel. When such a dielectric capping layer is deposited over an SGOI FET, the lattice structure was distorted in response to the combination of a biaxial tensile strain and a smaller uniaxial tensile or compressive stress.
FIG. 9( a) depicts a schematic description of biaxial tension strained Si, in which the longitudinal lattice dimension (x-direction, parallel to the channel) was equal to the transverse lattice dimension (y-direction, in the same plane and perpendicular to the device channel) and the normal lattice dimension (z-direction, out of the channel plane).FIG. 9( b) depicts the lattice symmetry of the biaxial tension strained Si substrate depicted inFIG. 9( a) with a superimposed uniaxial tensile strain along the channel resulting in a larger longitudinal lattice dimension than the transverse lattice dimension and the normal lattice dimension.FIG. 9( c) depicts the lattice symmetry of the biaxial tension strained Si substrate depicted inFIG. 9( a) with a superimposed uniaxial compressive strain along the channel resulting in a larger transverse lattice dimension than the longitudinal lattice dimension and the normal lattice dimension. - Devices were fabricated with stress inducing dielectric capping layers (strain inducing liners) on 300 mm diameter thermally mixed ultra-thin SGOI substrates. The substrates displayed excellent uniformity in Ge mole fraction [Ge] and thickness across the wafer (Std. Dev of [Ge] was 0.18% across the 300 mm diameter substrate and the Std. Dev of the substrate thickness was 0.85 nm across the 300 mm diameter substrate). FETs (n-type and p-type) were provided on the substrates having a 55 nm channel length. Tensile or compressive dielectric capping layers (strain inducing liners) were then formed atop the FETs.
-
FIG. 10 depicts Ion v. Ioff measurements fornFET devices 200 having tensile longitudinal strain (parallel to the device channel), super-imposed by a tensile strain inducing dielectric capping layer, andnFET devices 250 having a compressive longitudinal strain (parallel to the device channel), super imposed by a compressive strain inducing dielectric capping layer. A power supply voltage of 1.0 V was applied to the nFET devices provided the Ion v. Ioff data depicted inFIG. 10 . Uniaxial tension further enhanced current drive of strained Si nFET devices.FIG. 10 depicts that an SGOI nFET can obtain approximately a 10% enhancement in drive current with a change of the dielectric capping layer from a compressive strain inducing dielectric capping layer to a tensile strain inducing dielectric capping layer. - Referring to
FIG. 11 , Ion v. Ioff was then measured forpFET devices 300 having tensile longitudinal strain (parallel to the device channel), super-imposed by a tensile strain inducing dielectric capping layer, andpFET devices 350 having a compressive longitudinal strain (parallel to the device channel), super-imposed by a compressive strain inducing dielectric capping layer. A power supply voltage of 0.9 V was applied to the pFET devices providing the Ion v. Ioff data depicted inFIG. 11 . Uniaxial compression further enhances current drive of strained Si pFET devices.FIG. 11 depicts that an SGOI pFET can obtain approximately a 5% enhancement in drive current with a change of the dielectric capping layer from a tensile strain inducing dielectric capping layer to a compressive strain inducing dielectric capping layer. - While the present invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/797,104 US20100244139A1 (en) | 2004-06-24 | 2010-06-09 | Strained-silicon cmos device and method |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US58267804P | 2004-06-24 | 2004-06-24 | |
US10/930,404 US7227205B2 (en) | 2004-06-24 | 2004-08-31 | Strained-silicon CMOS device and method |
US11/619,511 US7808081B2 (en) | 2004-08-31 | 2007-01-03 | Strained-silicon CMOS device and method |
US12/797,104 US20100244139A1 (en) | 2004-06-24 | 2010-06-09 | Strained-silicon cmos device and method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/619,511 Continuation US7808081B2 (en) | 2004-06-24 | 2007-01-03 | Strained-silicon CMOS device and method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100244139A1 true US20100244139A1 (en) | 2010-09-30 |
Family
ID=38041438
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/619,511 Expired - Fee Related US7808081B2 (en) | 2004-06-24 | 2007-01-03 | Strained-silicon CMOS device and method |
US12/540,862 Abandoned US20090305474A1 (en) | 2004-06-24 | 2009-08-13 | Strained-silicon cmos device and method |
US12/797,104 Abandoned US20100244139A1 (en) | 2004-06-24 | 2010-06-09 | Strained-silicon cmos device and method |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/619,511 Expired - Fee Related US7808081B2 (en) | 2004-06-24 | 2007-01-03 | Strained-silicon CMOS device and method |
US12/540,862 Abandoned US20090305474A1 (en) | 2004-06-24 | 2009-08-13 | Strained-silicon cmos device and method |
Country Status (2)
Country | Link |
---|---|
US (3) | US7808081B2 (en) |
TW (1) | TWI463526B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120187495A1 (en) * | 2010-03-15 | 2012-07-26 | Xia An | Semiconductor device and method for fabricating the same |
KR20160102970A (en) * | 2013-12-27 | 2016-08-31 | 인텔 코포레이션 | Bi-axial tensile strained ge channel for cmos |
US11239362B2 (en) | 2018-06-21 | 2022-02-01 | Samsung Electronics Co., Ltd. | Semiconductor devices having stressed active regions therein and methods of forming same |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040188774A1 (en) * | 2003-03-31 | 2004-09-30 | Sanyo Electric Co., Ltd. | Semiconductor device and method of fabricating semiconductor device |
US7528072B2 (en) * | 2006-04-20 | 2009-05-05 | Texas Instruments Incorporated | Crystallographic preferential etch to define a recessed-region for epitaxial growth |
US7935587B2 (en) * | 2006-06-09 | 2011-05-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Advanced forming method and structure of local mechanical strained transistor |
US7494878B2 (en) | 2006-10-25 | 2009-02-24 | United Microelectronics Corp. | Metal-oxide-semiconductor transistor and method of forming the same |
CN101641792B (en) * | 2007-02-22 | 2012-03-21 | 富士通半导体股份有限公司 | Semiconductor device and process for producing the same |
US20100090256A1 (en) * | 2008-10-10 | 2010-04-15 | Hung-Wei Chen | Semiconductor structure with stress regions |
US8143131B2 (en) * | 2009-03-31 | 2012-03-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating spacers in a strained semiconductor device |
US8288218B2 (en) | 2010-01-19 | 2012-10-16 | International Business Machines Corporation | Device structure, layout and fabrication method for uniaxially strained transistors |
US8169025B2 (en) * | 2010-01-19 | 2012-05-01 | International Business Machines Corporation | Strained CMOS device, circuit and method of fabrication |
US8389300B2 (en) | 2010-04-02 | 2013-03-05 | Centre National De La Recherche Scientifique | Controlling ferroelectricity in dielectric films by process induced uniaxial strain |
US9059292B2 (en) * | 2012-08-02 | 2015-06-16 | International Business Machines Corporation | Source and drain doping profile control employing carbon-doped semiconductor material |
KR102202754B1 (en) | 2014-08-14 | 2021-01-15 | 삼성전자주식회사 | Semiconductor device |
FR3046492B1 (en) * | 2015-12-31 | 2018-03-23 | Stmicroelectronics Sa | METHOD FOR PRODUCING TRANSISTORS MOS CONSTRAINTS |
CN113299556B (en) * | 2021-04-25 | 2023-04-18 | 西安石油大学 | Strained silicon MOS electronic device and preparation method thereof |
Citations (86)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3602841A (en) * | 1970-06-18 | 1971-08-31 | Ibm | High frequency bulk semiconductor amplifiers and oscillators |
US4665415A (en) * | 1985-04-24 | 1987-05-12 | International Business Machines Corporation | Semiconductor device with hole conduction via strained lattice |
US4853076A (en) * | 1983-12-29 | 1989-08-01 | Massachusetts Institute Of Technology | Semiconductor thin films |
US4855245A (en) * | 1985-09-13 | 1989-08-08 | Siemens Aktiengesellschaft | Method of manufacturing integrated circuit containing bipolar and complementary MOS transistors on a common substrate |
US4952524A (en) * | 1989-05-05 | 1990-08-28 | At&T Bell Laboratories | Semiconductor device manufacture including trench formation |
US4958213A (en) * | 1987-12-07 | 1990-09-18 | Texas Instruments Incorporated | Method for forming a transistor base region under thick oxide |
US4969023A (en) * | 1987-08-24 | 1990-11-06 | Asea Brown Boveri Ab | SOS transistor structure |
US5006913A (en) * | 1988-11-05 | 1991-04-09 | Mitsubishi Denki Kabushiki Kaisha | Stacked type semiconductor device |
US5060030A (en) * | 1990-07-18 | 1991-10-22 | Raytheon Company | Pseudomorphic HEMT having strained compensation layer |
US5081513A (en) * | 1991-02-28 | 1992-01-14 | Xerox Corporation | Electronic device with recovery layer proximate to active layer |
US5108843A (en) * | 1988-11-30 | 1992-04-28 | Ricoh Company, Ltd. | Thin film semiconductor and process for producing the same |
US5134085A (en) * | 1991-11-21 | 1992-07-28 | Micron Technology, Inc. | Reduced-mask, split-polysilicon CMOS process, incorporating stacked-capacitor cells, for fabricating multi-megabit dynamic random access memories |
US5268330A (en) * | 1992-12-11 | 1993-12-07 | International Business Machines Corporation | Process for improving sheet resistance of an integrated circuit device gate |
US5310446A (en) * | 1990-01-10 | 1994-05-10 | Ricoh Company, Ltd. | Method for producing semiconductor film |
US5354695A (en) * | 1992-04-08 | 1994-10-11 | Leedy Glenn J | Membrane dielectric isolation IC fabrication |
US5371399A (en) * | 1991-06-14 | 1994-12-06 | International Business Machines Corporation | Compound semiconductor having metallic inclusions and devices fabricated therefrom |
US5391510A (en) * | 1992-02-28 | 1995-02-21 | International Business Machines Corporation | Formation of self-aligned metal gate FETs using a benignant removable gate material during high temperature steps |
US5459346A (en) * | 1988-06-28 | 1995-10-17 | Ricoh Co., Ltd. | Semiconductor substrate with electrical contact in groove |
US5557122A (en) * | 1995-05-12 | 1996-09-17 | Alliance Semiconductors Corporation | Semiconductor electrode having improved grain structure and oxide growth properties |
US5561302A (en) * | 1994-09-26 | 1996-10-01 | Motorola, Inc. | Enhanced mobility MOSFET device and method |
US5583369A (en) * | 1992-07-06 | 1996-12-10 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for forming the same |
US5592009A (en) * | 1994-09-01 | 1997-01-07 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a floating node that can maintain a predetermined potential for long time, a semiconductor memory device having high data maintenance performance, and a method of manufacturing thereof |
US5670798A (en) * | 1995-03-29 | 1997-09-23 | North Carolina State University | Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride buffer layer and methods of fabricating same |
US5679965A (en) * | 1995-03-29 | 1997-10-21 | North Carolina State University | Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact, non-nitride buffer layer and methods of fabricating same |
US5698869A (en) * | 1994-09-13 | 1997-12-16 | Kabushiki Kaisha Toshiba | Insulated-gate transistor having narrow-bandgap-source |
US5841170A (en) * | 1996-04-25 | 1998-11-24 | Sharp Kabushiki Kaisha | Field effect transistor and CMOS element having dopant exponentially graded in channel |
US5861651A (en) * | 1997-02-28 | 1999-01-19 | Lucent Technologies Inc. | Field effect devices and capacitors with improved thin film dielectrics and method for making same |
US5880040A (en) * | 1996-04-15 | 1999-03-09 | Macronix International Co., Ltd. | Gate dielectric based on oxynitride grown in N2 O and annealed in NO |
US5940716A (en) * | 1996-03-15 | 1999-08-17 | Samsung Electronics Co., Ltd. | Methods of forming trench isolation regions using repatterned trench masks |
US5940736A (en) * | 1997-03-11 | 1999-08-17 | Lucent Technologies Inc. | Method for forming a high quality ultrathin gate oxide layer |
US5960297A (en) * | 1997-07-02 | 1999-09-28 | Kabushiki Kaisha Toshiba | Shallow trench isolation structure and method of forming the same |
US5989978A (en) * | 1998-07-16 | 1999-11-23 | Chartered Semiconductor Manufacturing, Ltd. | Shallow trench isolation of MOSFETS with reduced corner parasitic currents |
US6025280A (en) * | 1997-04-28 | 2000-02-15 | Lucent Technologies Inc. | Use of SiD4 for deposition of ultra thin and controllable oxides |
US6066545A (en) * | 1997-12-09 | 2000-05-23 | Texas Instruments Incorporated | Birdsbeak encroachment using combination of wet and dry etch for isolation nitride |
US6090684A (en) * | 1998-07-31 | 2000-07-18 | Hitachi, Ltd. | Method for manufacturing semiconductor device |
US6107143A (en) * | 1998-03-02 | 2000-08-22 | Samsung Electronics Co., Ltd. | Method for forming a trench isolation structure in an integrated circuit |
US6117722A (en) * | 1999-02-18 | 2000-09-12 | Taiwan Semiconductor Manufacturing Company | SRAM layout for relaxing mechanical stress in shallow trench isolation technology and method of manufacture thereof |
US6133071A (en) * | 1997-10-15 | 2000-10-17 | Nec Corporation | Semiconductor device with plate heat sink free from cracks due to thermal stress and process for assembling it with package |
US6221735B1 (en) * | 2000-02-15 | 2001-04-24 | Philips Semiconductors, Inc. | Method for eliminating stress induced dislocations in CMOS devices |
US6228694B1 (en) * | 1999-06-28 | 2001-05-08 | Intel Corporation | Method of increasing the mobility of MOS transistors by use of localized stress regions |
US6255695B1 (en) * | 1996-09-20 | 2001-07-03 | Semiconductor Energy Laboratory Co., Ltd. | TFT CMOS logic circuit having source/drain electrodes of differing spacing from the gate electrode for decreasing wiring capacitance and power consumption |
US6255169B1 (en) * | 1999-02-22 | 2001-07-03 | Advanced Micro Devices, Inc. | Process for fabricating a high-endurance non-volatile memory device |
US6261964B1 (en) * | 1997-03-14 | 2001-07-17 | Micron Technology, Inc. | Material removal method for forming a structure |
US6265317B1 (en) * | 2001-01-09 | 2001-07-24 | Taiwan Semiconductor Manufacturing Company | Top corner rounding for shallow trench isolation |
US6274444B1 (en) * | 1999-07-30 | 2001-08-14 | United Microelectronics Corp. | Method for forming mosfet |
US6281532B1 (en) * | 1999-06-28 | 2001-08-28 | Intel Corporation | Technique to obtain increased channel mobilities in NMOS transistors by gate electrode engineering |
US6284626B1 (en) * | 1999-04-06 | 2001-09-04 | Vantis Corporation | Angled nitrogen ion implantation for minimizing mechanical stress on side walls of an isolation trench |
US6284623B1 (en) * | 1999-10-25 | 2001-09-04 | Peng-Fei Zhang | Method of fabricating semiconductor devices using shallow trench isolation with reduced narrow channel effect |
US6319794B1 (en) * | 1998-10-14 | 2001-11-20 | International Business Machines Corporation | Structure and method for producing low leakage isolation devices |
US6361885B1 (en) * | 1998-04-10 | 2002-03-26 | Organic Display Technology | Organic electroluminescent materials and device made from such materials |
US6362082B1 (en) * | 1999-06-28 | 2002-03-26 | Intel Corporation | Methodology for control of short channel effects in MOS transistors |
US6368931B1 (en) * | 2000-03-27 | 2002-04-09 | Intel Corporation | Thin tensile layers in shallow trench isolation and method of making same |
US6403975B1 (en) * | 1996-04-09 | 2002-06-11 | Max-Planck Gesellschaft Zur Forderung Der Wissenschafteneev | Semiconductor components, in particular photodetectors, light emitting diodes, optical modulators and waveguides with multilayer structures grown on silicon substrates |
US6403486B1 (en) * | 2001-04-30 | 2002-06-11 | Taiwan Semiconductor Manufacturing Company | Method for forming a shallow trench isolation |
US6406973B1 (en) * | 1999-06-29 | 2002-06-18 | Hyundai Electronics Industries Co., Ltd. | Transistor in a semiconductor device and method of manufacturing the same |
US6461936B1 (en) * | 2002-01-04 | 2002-10-08 | Infineon Technologies Ag | Double pullback method of filling an isolation trench |
US6468872B1 (en) * | 1999-08-12 | 2002-10-22 | L.G. Philips Lcd Co., Ltd | Method of fabricating a thin film transistor |
US6476462B2 (en) * | 1999-12-28 | 2002-11-05 | Texas Instruments Incorporated | MOS-type semiconductor device and method for making same |
US6483171B1 (en) * | 1999-08-13 | 2002-11-19 | Micron Technology, Inc. | Vertical sub-micron CMOS transistors on (110), (111), (311), (511), and higher order surfaces of bulk, SOI and thin film structures and method of forming same |
US6506652B2 (en) * | 1998-11-13 | 2003-01-14 | Intel Corporation | Method of recessing spacers to improved salicide resistance on polysilicon gates |
US6531369B1 (en) * | 2000-03-01 | 2003-03-11 | Applied Micro Circuits Corporation | Heterojunction bipolar transistor (HBT) fabrication using a selectively deposited silicon germanium (SiGe) |
US6531740B2 (en) * | 2001-07-17 | 2003-03-11 | Motorola, Inc. | Integrated impedance matching and stability network |
US6544854B1 (en) * | 2000-11-28 | 2003-04-08 | Lsi Logic Corporation | Silicon germanium CMOS channel |
US20030080361A1 (en) * | 2001-11-01 | 2003-05-01 | Anand Murthy | Semiconductor transistor having a stressed channel |
US6570169B2 (en) * | 1997-01-20 | 2003-05-27 | Kabushiki Kaisha Toshiba | Apparatus for manufacturing a semiconductor device and a method for manufacturing a semiconductor device |
US6605498B1 (en) * | 2002-03-29 | 2003-08-12 | Intel Corporation | Semiconductor transistor having a backfilled channel material |
US6621392B1 (en) * | 2002-04-25 | 2003-09-16 | International Business Machines Corporation | Micro electromechanical switch having self-aligned spacers |
US6635506B2 (en) * | 2001-11-07 | 2003-10-21 | International Business Machines Corporation | Method of fabricating micro-electromechanical switches on CMOS compatible substrates |
US6717216B1 (en) * | 2002-12-12 | 2004-04-06 | International Business Machines Corporation | SOI based field effect transistor having a compressive film in undercut area under the channel and a method of making the device |
US20040104405A1 (en) * | 2002-12-02 | 2004-06-03 | Taiwan Semiconductor Manufacturing Company | Novel CMOS device |
US6806584B2 (en) * | 2002-10-21 | 2004-10-19 | International Business Machines Corporation | Semiconductor device structure including multiple fets having different spacer widths |
US6815278B1 (en) * | 2003-08-25 | 2004-11-09 | International Business Machines Corporation | Ultra-thin silicon-on-insulator and strained-silicon-direct-on-insulator with hybrid crystal orientations |
US6825529B2 (en) * | 2002-12-12 | 2004-11-30 | International Business Machines Corporation | Stress inducing spacers |
US6869866B1 (en) * | 2003-09-22 | 2005-03-22 | International Business Machines Corporation | Silicide proximity structures for CMOS device performance improvements |
US6890808B2 (en) * | 2003-09-10 | 2005-05-10 | International Business Machines Corporation | Method and structure for improved MOSFETs using poly/silicide gate height control |
US6930030B2 (en) * | 2003-06-03 | 2005-08-16 | International Business Machines Corporation | Method of forming an electronic device on a recess in the surface of a thin film of silicon etched to a precise thickness |
US20050184345A1 (en) * | 2003-07-25 | 2005-08-25 | Chun-Chieh Lin | Strained-channel semiconductor structure and method of fabricating the same |
US6998657B2 (en) * | 2003-10-21 | 2006-02-14 | Micron Technology, Inc. | Single poly CMOS imager |
US7015082B2 (en) * | 2003-11-06 | 2006-03-21 | International Business Machines Corporation | High mobility CMOS circuits |
US7023055B2 (en) * | 2003-10-29 | 2006-04-04 | International Business Machines Corporation | CMOS on hybrid substrate with different crystal orientations using silicon-to-silicon direct wafer bonding |
US7023018B2 (en) * | 2004-04-06 | 2006-04-04 | Texas Instruments Incorporated | SiGe transistor with strained layers |
US7166528B2 (en) * | 2003-10-10 | 2007-01-23 | Applied Materials, Inc. | Methods of selective deposition of heavily doped epitaxial SiGe |
US7268024B2 (en) * | 2003-04-30 | 2007-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors |
US7329923B2 (en) * | 2003-06-17 | 2008-02-12 | International Business Machines Corporation | High-performance CMOS devices on hybrid crystal oriented substrates |
US7429775B1 (en) * | 2005-03-31 | 2008-09-30 | Xilinx, Inc. | Method of fabricating strain-silicon CMOS |
US7528465B2 (en) * | 2005-07-01 | 2009-05-05 | Synopsys, Inc. | Integrated circuit on corrugated substrate |
Family Cites Families (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4655415A (en) * | 1985-01-24 | 1987-04-07 | The Garrett Corporation | Helicopter flotation |
US6008126A (en) | 1992-04-08 | 1999-12-28 | Elm Technology Corporation | Membrane dielectric isolation IC fabrication |
JP3761918B2 (en) * | 1994-09-13 | 2006-03-29 | 株式会社東芝 | Manufacturing method of semiconductor device |
US5792703A (en) | 1996-03-20 | 1998-08-11 | International Business Machines Corporation | Self-aligned contact wiring process for SI devices |
US6274421B1 (en) | 1998-01-09 | 2001-08-14 | Sharp Laboratories Of America, Inc. | Method of making metal gate sub-micron MOS transistor |
US6165383A (en) | 1998-04-10 | 2000-12-26 | Organic Display Technology | Useful precursors for organic electroluminescent materials and devices made from such materials |
EP2256808A2 (en) * | 1999-04-30 | 2010-12-01 | Semiconductor Energy Laboratory Co, Ltd. | Semiconductor device and manufacturing method therof |
US6656822B2 (en) | 1999-06-28 | 2003-12-02 | Intel Corporation | Method for reduced capacitance interconnect system using gaseous implants into the ILD |
US6493497B1 (en) | 2000-09-26 | 2002-12-10 | Motorola, Inc. | Electro-optic structure and process for fabricating same |
US6503833B1 (en) * | 2000-11-15 | 2003-01-07 | International Business Machines Corporation | Self-aligned silicide (salicide) process for strained silicon MOSFET ON SiGe and structure formed thereby |
US6501121B1 (en) | 2000-11-15 | 2002-12-31 | Motorola, Inc. | Semiconductor structure |
KR100784603B1 (en) * | 2000-11-22 | 2007-12-11 | 가부시키가이샤 히타치세이사쿠쇼 | Semiconductor device and method for fabricating the same |
US7312485B2 (en) * | 2000-11-29 | 2007-12-25 | Intel Corporation | CMOS fabrication process utilizing special transistor orientation |
US6563152B2 (en) | 2000-12-29 | 2003-05-13 | Intel Corporation | Technique to obtain high mobility channels in MOS transistors by forming a strain layer on an underside of a channel |
US20020086497A1 (en) | 2000-12-30 | 2002-07-04 | Kwok Siang Ping | Beaker shape trench with nitride pull-back for STI |
JP3678661B2 (en) | 2001-03-08 | 2005-08-03 | シャープ株式会社 | Semiconductor device |
US6603156B2 (en) | 2001-03-31 | 2003-08-05 | International Business Machines Corporation | Strained silicon on insulator structures |
US6358806B1 (en) | 2001-06-29 | 2002-03-19 | Lsi Logic Corporation | Silicon carbide CMOS channel |
US6498358B1 (en) | 2001-07-20 | 2002-12-24 | Motorola, Inc. | Structure and method for fabricating an electro-optic system having an electrochromic diffraction grating |
US6908810B2 (en) | 2001-08-08 | 2005-06-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of preventing threshold voltage of MOS transistor from being decreased by shallow trench isolation formation |
JP2003060076A (en) * | 2001-08-21 | 2003-02-28 | Nec Corp | Semiconductor device and manufacturing method therefor |
US20030057184A1 (en) | 2001-09-22 | 2003-03-27 | Shiuh-Sheng Yu | Method for pull back SiN to increase rounding effect in a shallow trench isolation process |
US6656798B2 (en) | 2001-09-28 | 2003-12-02 | Infineon Technologies, Ag | Gate processing method with reduced gate oxide corner and edge thinning |
US6583000B1 (en) | 2002-02-07 | 2003-06-24 | Sharp Laboratories Of America, Inc. | Process integration of Si1-xGex CMOS with Si1-xGex relaxation after STI formation |
US6492216B1 (en) | 2002-02-07 | 2002-12-10 | Taiwan Semiconductor Manufacturing Company | Method of forming a transistor with a strained channel |
JP4173672B2 (en) * | 2002-03-19 | 2008-10-29 | 株式会社ルネサステクノロジ | Semiconductor device and manufacturing method thereof |
GB0209739D0 (en) | 2002-04-29 | 2002-06-05 | Univ Newcastle | Semiconductor device having strained silicon and silicon-germanium alloy layers |
US6946371B2 (en) | 2002-06-10 | 2005-09-20 | Amberwave Systems Corporation | Methods of fabricating semiconductor structures having epitaxially grown source and drain elements |
US6787421B2 (en) | 2002-08-15 | 2004-09-07 | Freescale Semiconductor, Inc. | Method for forming a dual gate oxide device using a metal oxide and resulting device |
JP2004079887A (en) | 2002-08-21 | 2004-03-11 | Renesas Technology Corp | Semiconductor device |
US6762464B2 (en) * | 2002-09-17 | 2004-07-13 | Intel Corporation | N-p butting connections on SOI substrates |
US6867428B1 (en) | 2002-10-29 | 2005-03-15 | Advanced Micro Devices, Inc. | Strained silicon NMOS having silicon source/drain extensions and method for its fabrication |
US7388259B2 (en) * | 2002-11-25 | 2008-06-17 | International Business Machines Corporation | Strained finFET CMOS device structures |
KR100487922B1 (en) | 2002-12-06 | 2005-05-06 | 주식회사 하이닉스반도체 | A transistor of a semiconductor device and a method for forming the same |
US6974981B2 (en) * | 2002-12-12 | 2005-12-13 | International Business Machines Corporation | Isolation structures for imposing stress patterns |
US6921913B2 (en) * | 2003-03-04 | 2005-07-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Strained-channel transistor structure with lattice-mismatched zone |
US6911379B2 (en) | 2003-03-05 | 2005-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming strained silicon on insulator substrate |
CN100437970C (en) | 2003-03-07 | 2008-11-26 | 琥珀波系统公司 | Shallow trench isolation process |
JP4105044B2 (en) * | 2003-06-13 | 2008-06-18 | 株式会社東芝 | Field effect transistor |
US7132338B2 (en) * | 2003-10-10 | 2006-11-07 | Applied Materials, Inc. | Methods to fabricate MOSFET devices using selective deposition process |
US7119403B2 (en) * | 2003-10-16 | 2006-10-10 | International Business Machines Corporation | High performance strained CMOS devices |
US7060576B2 (en) * | 2003-10-24 | 2006-06-13 | Intel Corporation | Epitaxially deposited source/drain |
US8008724B2 (en) * | 2003-10-30 | 2011-08-30 | International Business Machines Corporation | Structure and method to enhance both nFET and pFET performance using different kinds of stressed layers |
JP4413580B2 (en) * | 2003-11-04 | 2010-02-10 | 株式会社東芝 | Method for manufacturing element forming substrate |
US7122849B2 (en) * | 2003-11-14 | 2006-10-17 | International Business Machines Corporation | Stressed semiconductor device structures having granular semiconductor material |
US7019326B2 (en) * | 2003-11-14 | 2006-03-28 | Intel Corporation | Transistor with strain-inducing structure in channel |
US6989322B2 (en) * | 2003-11-25 | 2006-01-24 | International Business Machines Corporation | Method of forming ultra-thin silicidation-stop extensions in mosfet devices |
US7482214B2 (en) * | 2003-12-30 | 2009-01-27 | Texas Instruments Incorporated | Transistor design and layout for performance improvement with strain |
US7045407B2 (en) * | 2003-12-30 | 2006-05-16 | Intel Corporation | Amorphous etch stop for the anisotropic etching of substrates |
US7005333B2 (en) | 2003-12-30 | 2006-02-28 | Infineon Technologies Ag | Transistor with silicon and carbon layer in the channel region |
US7247912B2 (en) * | 2004-01-05 | 2007-07-24 | International Business Machines Corporation | Structures and methods for making strained MOSFETs |
US7205206B2 (en) * | 2004-03-03 | 2007-04-17 | International Business Machines Corporation | Method of fabricating mobility enhanced CMOS devices |
US7115955B2 (en) * | 2004-07-30 | 2006-10-03 | International Business Machines Corporation | Semiconductor device having a strained raised source/drain |
US7354806B2 (en) * | 2004-09-17 | 2008-04-08 | International Business Machines Corporation | Semiconductor device structure with active regions having different surface directions and methods |
KR100682893B1 (en) * | 2004-10-13 | 2007-02-15 | 삼성전자주식회사 | Thin film transistor and method of manufacturing the same |
-
2005
- 2005-06-20 TW TW094120496A patent/TWI463526B/en active
-
2007
- 2007-01-03 US US11/619,511 patent/US7808081B2/en not_active Expired - Fee Related
-
2009
- 2009-08-13 US US12/540,862 patent/US20090305474A1/en not_active Abandoned
-
2010
- 2010-06-09 US US12/797,104 patent/US20100244139A1/en not_active Abandoned
Patent Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3602841A (en) * | 1970-06-18 | 1971-08-31 | Ibm | High frequency bulk semiconductor amplifiers and oscillators |
US4853076A (en) * | 1983-12-29 | 1989-08-01 | Massachusetts Institute Of Technology | Semiconductor thin films |
US4665415A (en) * | 1985-04-24 | 1987-05-12 | International Business Machines Corporation | Semiconductor device with hole conduction via strained lattice |
US4855245A (en) * | 1985-09-13 | 1989-08-08 | Siemens Aktiengesellschaft | Method of manufacturing integrated circuit containing bipolar and complementary MOS transistors on a common substrate |
US4969023A (en) * | 1987-08-24 | 1990-11-06 | Asea Brown Boveri Ab | SOS transistor structure |
US4958213A (en) * | 1987-12-07 | 1990-09-18 | Texas Instruments Incorporated | Method for forming a transistor base region under thick oxide |
US5459346A (en) * | 1988-06-28 | 1995-10-17 | Ricoh Co., Ltd. | Semiconductor substrate with electrical contact in groove |
US5565697A (en) * | 1988-06-28 | 1996-10-15 | Ricoh Company, Ltd. | Semiconductor structure having island forming grooves |
US5006913A (en) * | 1988-11-05 | 1991-04-09 | Mitsubishi Denki Kabushiki Kaisha | Stacked type semiconductor device |
US5108843A (en) * | 1988-11-30 | 1992-04-28 | Ricoh Company, Ltd. | Thin film semiconductor and process for producing the same |
US4952524A (en) * | 1989-05-05 | 1990-08-28 | At&T Bell Laboratories | Semiconductor device manufacture including trench formation |
US5310446A (en) * | 1990-01-10 | 1994-05-10 | Ricoh Company, Ltd. | Method for producing semiconductor film |
US5060030A (en) * | 1990-07-18 | 1991-10-22 | Raytheon Company | Pseudomorphic HEMT having strained compensation layer |
US5081513A (en) * | 1991-02-28 | 1992-01-14 | Xerox Corporation | Electronic device with recovery layer proximate to active layer |
US5471948A (en) * | 1991-06-14 | 1995-12-05 | International Business Machines Corporation | Method of making a compound semiconductor having metallic inclusions |
US5371399A (en) * | 1991-06-14 | 1994-12-06 | International Business Machines Corporation | Compound semiconductor having metallic inclusions and devices fabricated therefrom |
US5134085A (en) * | 1991-11-21 | 1992-07-28 | Micron Technology, Inc. | Reduced-mask, split-polysilicon CMOS process, incorporating stacked-capacitor cells, for fabricating multi-megabit dynamic random access memories |
US5391510A (en) * | 1992-02-28 | 1995-02-21 | International Business Machines Corporation | Formation of self-aligned metal gate FETs using a benignant removable gate material during high temperature steps |
US5592018A (en) * | 1992-04-08 | 1997-01-07 | Leedy; Glenn J. | Membrane dielectric isolation IC fabrication |
US5354695A (en) * | 1992-04-08 | 1994-10-11 | Leedy Glenn J | Membrane dielectric isolation IC fabrication |
US5571741A (en) * | 1992-04-08 | 1996-11-05 | Leedy; Glenn J. | Membrane dielectric isolation IC fabrication |
US5592007A (en) * | 1992-04-08 | 1997-01-07 | Leedy; Glenn J. | Membrane dielectric isolation transistor fabrication |
US5946559A (en) * | 1992-04-08 | 1999-08-31 | Elm Technology Corporation | Membrane dielectric isolation IC fabrication |
US5840593A (en) * | 1992-04-08 | 1998-11-24 | Elm Technology Corporation | Membrane dielectric isolation IC fabrication |
US5583369A (en) * | 1992-07-06 | 1996-12-10 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for forming the same |
US5268330A (en) * | 1992-12-11 | 1993-12-07 | International Business Machines Corporation | Process for improving sheet resistance of an integrated circuit device gate |
US5592009A (en) * | 1994-09-01 | 1997-01-07 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a floating node that can maintain a predetermined potential for long time, a semiconductor memory device having high data maintenance performance, and a method of manufacturing thereof |
US5698869A (en) * | 1994-09-13 | 1997-12-16 | Kabushiki Kaisha Toshiba | Insulated-gate transistor having narrow-bandgap-source |
US5561302A (en) * | 1994-09-26 | 1996-10-01 | Motorola, Inc. | Enhanced mobility MOSFET device and method |
US5683934A (en) * | 1994-09-26 | 1997-11-04 | Motorola, Inc. | Enhanced mobility MOSFET device and method |
US5670798A (en) * | 1995-03-29 | 1997-09-23 | North Carolina State University | Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride buffer layer and methods of fabricating same |
US6046464A (en) * | 1995-03-29 | 2000-04-04 | North Carolina State University | Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well |
US5679965A (en) * | 1995-03-29 | 1997-10-21 | North Carolina State University | Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact, non-nitride buffer layer and methods of fabricating same |
US5557122A (en) * | 1995-05-12 | 1996-09-17 | Alliance Semiconductors Corporation | Semiconductor electrode having improved grain structure and oxide growth properties |
US5940716A (en) * | 1996-03-15 | 1999-08-17 | Samsung Electronics Co., Ltd. | Methods of forming trench isolation regions using repatterned trench masks |
US6403975B1 (en) * | 1996-04-09 | 2002-06-11 | Max-Planck Gesellschaft Zur Forderung Der Wissenschafteneev | Semiconductor components, in particular photodetectors, light emitting diodes, optical modulators and waveguides with multilayer structures grown on silicon substrates |
US5880040A (en) * | 1996-04-15 | 1999-03-09 | Macronix International Co., Ltd. | Gate dielectric based on oxynitride grown in N2 O and annealed in NO |
US5841170A (en) * | 1996-04-25 | 1998-11-24 | Sharp Kabushiki Kaisha | Field effect transistor and CMOS element having dopant exponentially graded in channel |
US6255695B1 (en) * | 1996-09-20 | 2001-07-03 | Semiconductor Energy Laboratory Co., Ltd. | TFT CMOS logic circuit having source/drain electrodes of differing spacing from the gate electrode for decreasing wiring capacitance and power consumption |
US6570169B2 (en) * | 1997-01-20 | 2003-05-27 | Kabushiki Kaisha Toshiba | Apparatus for manufacturing a semiconductor device and a method for manufacturing a semiconductor device |
US5861651A (en) * | 1997-02-28 | 1999-01-19 | Lucent Technologies Inc. | Field effect devices and capacitors with improved thin film dielectrics and method for making same |
US5940736A (en) * | 1997-03-11 | 1999-08-17 | Lucent Technologies Inc. | Method for forming a high quality ultrathin gate oxide layer |
US6246095B1 (en) * | 1997-03-11 | 2001-06-12 | Agere Systems Guardian Corp. | System and method for forming a uniform thin gate oxide layer |
US6261964B1 (en) * | 1997-03-14 | 2001-07-17 | Micron Technology, Inc. | Material removal method for forming a structure |
US6025280A (en) * | 1997-04-28 | 2000-02-15 | Lucent Technologies Inc. | Use of SiD4 for deposition of ultra thin and controllable oxides |
US5960297A (en) * | 1997-07-02 | 1999-09-28 | Kabushiki Kaisha Toshiba | Shallow trench isolation structure and method of forming the same |
US6133071A (en) * | 1997-10-15 | 2000-10-17 | Nec Corporation | Semiconductor device with plate heat sink free from cracks due to thermal stress and process for assembling it with package |
US6066545A (en) * | 1997-12-09 | 2000-05-23 | Texas Instruments Incorporated | Birdsbeak encroachment using combination of wet and dry etch for isolation nitride |
US6107143A (en) * | 1998-03-02 | 2000-08-22 | Samsung Electronics Co., Ltd. | Method for forming a trench isolation structure in an integrated circuit |
US6361885B1 (en) * | 1998-04-10 | 2002-03-26 | Organic Display Technology | Organic electroluminescent materials and device made from such materials |
US5989978A (en) * | 1998-07-16 | 1999-11-23 | Chartered Semiconductor Manufacturing, Ltd. | Shallow trench isolation of MOSFETS with reduced corner parasitic currents |
US6090684A (en) * | 1998-07-31 | 2000-07-18 | Hitachi, Ltd. | Method for manufacturing semiconductor device |
US6319794B1 (en) * | 1998-10-14 | 2001-11-20 | International Business Machines Corporation | Structure and method for producing low leakage isolation devices |
US6521964B1 (en) * | 1998-11-13 | 2003-02-18 | Intel Corporation | Device having spacers for improved salicide resistance on polysilicon gates |
US6509618B2 (en) * | 1998-11-13 | 2003-01-21 | Intel Corporation | Device having thin first spacers and partially recessed thick second spacers for improved salicide resistance on polysilicon gates |
US6506652B2 (en) * | 1998-11-13 | 2003-01-14 | Intel Corporation | Method of recessing spacers to improved salicide resistance on polysilicon gates |
US6117722A (en) * | 1999-02-18 | 2000-09-12 | Taiwan Semiconductor Manufacturing Company | SRAM layout for relaxing mechanical stress in shallow trench isolation technology and method of manufacture thereof |
US6255169B1 (en) * | 1999-02-22 | 2001-07-03 | Advanced Micro Devices, Inc. | Process for fabricating a high-endurance non-volatile memory device |
US6284626B1 (en) * | 1999-04-06 | 2001-09-04 | Vantis Corporation | Angled nitrogen ion implantation for minimizing mechanical stress on side walls of an isolation trench |
US6228694B1 (en) * | 1999-06-28 | 2001-05-08 | Intel Corporation | Method of increasing the mobility of MOS transistors by use of localized stress regions |
US6281532B1 (en) * | 1999-06-28 | 2001-08-28 | Intel Corporation | Technique to obtain increased channel mobilities in NMOS transistors by gate electrode engineering |
US6362082B1 (en) * | 1999-06-28 | 2002-03-26 | Intel Corporation | Methodology for control of short channel effects in MOS transistors |
US6406973B1 (en) * | 1999-06-29 | 2002-06-18 | Hyundai Electronics Industries Co., Ltd. | Transistor in a semiconductor device and method of manufacturing the same |
US6274444B1 (en) * | 1999-07-30 | 2001-08-14 | United Microelectronics Corp. | Method for forming mosfet |
US6468872B1 (en) * | 1999-08-12 | 2002-10-22 | L.G. Philips Lcd Co., Ltd | Method of fabricating a thin film transistor |
US6483171B1 (en) * | 1999-08-13 | 2002-11-19 | Micron Technology, Inc. | Vertical sub-micron CMOS transistors on (110), (111), (311), (511), and higher order surfaces of bulk, SOI and thin film structures and method of forming same |
US6284623B1 (en) * | 1999-10-25 | 2001-09-04 | Peng-Fei Zhang | Method of fabricating semiconductor devices using shallow trench isolation with reduced narrow channel effect |
US6476462B2 (en) * | 1999-12-28 | 2002-11-05 | Texas Instruments Incorporated | MOS-type semiconductor device and method for making same |
US6221735B1 (en) * | 2000-02-15 | 2001-04-24 | Philips Semiconductors, Inc. | Method for eliminating stress induced dislocations in CMOS devices |
US6531369B1 (en) * | 2000-03-01 | 2003-03-11 | Applied Micro Circuits Corporation | Heterojunction bipolar transistor (HBT) fabrication using a selectively deposited silicon germanium (SiGe) |
US6368931B1 (en) * | 2000-03-27 | 2002-04-09 | Intel Corporation | Thin tensile layers in shallow trench isolation and method of making same |
US6544854B1 (en) * | 2000-11-28 | 2003-04-08 | Lsi Logic Corporation | Silicon germanium CMOS channel |
US6265317B1 (en) * | 2001-01-09 | 2001-07-24 | Taiwan Semiconductor Manufacturing Company | Top corner rounding for shallow trench isolation |
US6403486B1 (en) * | 2001-04-30 | 2002-06-11 | Taiwan Semiconductor Manufacturing Company | Method for forming a shallow trench isolation |
US6531740B2 (en) * | 2001-07-17 | 2003-03-11 | Motorola, Inc. | Integrated impedance matching and stability network |
US20030080361A1 (en) * | 2001-11-01 | 2003-05-01 | Anand Murthy | Semiconductor transistor having a stressed channel |
US6621131B2 (en) * | 2001-11-01 | 2003-09-16 | Intel Corporation | Semiconductor transistor having a stressed channel |
US6635506B2 (en) * | 2001-11-07 | 2003-10-21 | International Business Machines Corporation | Method of fabricating micro-electromechanical switches on CMOS compatible substrates |
US6461936B1 (en) * | 2002-01-04 | 2002-10-08 | Infineon Technologies Ag | Double pullback method of filling an isolation trench |
US6605498B1 (en) * | 2002-03-29 | 2003-08-12 | Intel Corporation | Semiconductor transistor having a backfilled channel material |
US6621392B1 (en) * | 2002-04-25 | 2003-09-16 | International Business Machines Corporation | Micro electromechanical switch having self-aligned spacers |
US6806584B2 (en) * | 2002-10-21 | 2004-10-19 | International Business Machines Corporation | Semiconductor device structure including multiple fets having different spacer widths |
US20040104405A1 (en) * | 2002-12-02 | 2004-06-03 | Taiwan Semiconductor Manufacturing Company | Novel CMOS device |
US6825529B2 (en) * | 2002-12-12 | 2004-11-30 | International Business Machines Corporation | Stress inducing spacers |
US6717216B1 (en) * | 2002-12-12 | 2004-04-06 | International Business Machines Corporation | SOI based field effect transistor having a compressive film in undercut area under the channel and a method of making the device |
US7268024B2 (en) * | 2003-04-30 | 2007-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors |
US6930030B2 (en) * | 2003-06-03 | 2005-08-16 | International Business Machines Corporation | Method of forming an electronic device on a recess in the surface of a thin film of silicon etched to a precise thickness |
US7329923B2 (en) * | 2003-06-17 | 2008-02-12 | International Business Machines Corporation | High-performance CMOS devices on hybrid crystal oriented substrates |
US20050184345A1 (en) * | 2003-07-25 | 2005-08-25 | Chun-Chieh Lin | Strained-channel semiconductor structure and method of fabricating the same |
US6815278B1 (en) * | 2003-08-25 | 2004-11-09 | International Business Machines Corporation | Ultra-thin silicon-on-insulator and strained-silicon-direct-on-insulator with hybrid crystal orientations |
US6890808B2 (en) * | 2003-09-10 | 2005-05-10 | International Business Machines Corporation | Method and structure for improved MOSFETs using poly/silicide gate height control |
US6869866B1 (en) * | 2003-09-22 | 2005-03-22 | International Business Machines Corporation | Silicide proximity structures for CMOS device performance improvements |
US7166528B2 (en) * | 2003-10-10 | 2007-01-23 | Applied Materials, Inc. | Methods of selective deposition of heavily doped epitaxial SiGe |
US6998657B2 (en) * | 2003-10-21 | 2006-02-14 | Micron Technology, Inc. | Single poly CMOS imager |
US7023055B2 (en) * | 2003-10-29 | 2006-04-04 | International Business Machines Corporation | CMOS on hybrid substrate with different crystal orientations using silicon-to-silicon direct wafer bonding |
US7015082B2 (en) * | 2003-11-06 | 2006-03-21 | International Business Machines Corporation | High mobility CMOS circuits |
US7023018B2 (en) * | 2004-04-06 | 2006-04-04 | Texas Instruments Incorporated | SiGe transistor with strained layers |
US7429775B1 (en) * | 2005-03-31 | 2008-09-30 | Xilinx, Inc. | Method of fabricating strain-silicon CMOS |
US7528465B2 (en) * | 2005-07-01 | 2009-05-05 | Synopsys, Inc. | Integrated circuit on corrugated substrate |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120187495A1 (en) * | 2010-03-15 | 2012-07-26 | Xia An | Semiconductor device and method for fabricating the same |
US8541847B2 (en) * | 2010-03-15 | 2013-09-24 | Peking University | Semiconductor device and method for fabricating the same |
KR20160102970A (en) * | 2013-12-27 | 2016-08-31 | 인텔 코포레이션 | Bi-axial tensile strained ge channel for cmos |
US20160293601A1 (en) * | 2013-12-27 | 2016-10-06 | Intel Corporation | Bi-axial tensile strained ge channel for cmos |
US9859278B2 (en) * | 2013-12-27 | 2018-01-02 | Intel Corporation | Bi-axial tensile strained GE channel for CMOS |
KR102201606B1 (en) | 2013-12-27 | 2021-01-12 | 인텔 코포레이션 | Bi-axial tensile strained ge channel for cmos |
US11239362B2 (en) | 2018-06-21 | 2022-02-01 | Samsung Electronics Co., Ltd. | Semiconductor devices having stressed active regions therein and methods of forming same |
US11784254B2 (en) | 2018-06-21 | 2023-10-10 | Samsung Electronics Co., Ltd. | Methods of forming semiconductor devices having stressed active regions therein |
Also Published As
Publication number | Publication date |
---|---|
US7808081B2 (en) | 2010-10-05 |
TWI463526B (en) | 2014-12-01 |
US20090305474A1 (en) | 2009-12-10 |
TW200610005A (en) | 2006-03-16 |
US20070111417A1 (en) | 2007-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7227205B2 (en) | Strained-silicon CMOS device and method | |
US7808081B2 (en) | Strained-silicon CMOS device and method | |
US7687829B2 (en) | Stressed field effect transistors on hybrid orientation substrate | |
US7442967B2 (en) | Strained channel complementary field-effect transistors | |
US7723791B2 (en) | Strained silicon directly-on-insulator substrate with hybrid crystalline orientation and different stress levels | |
US6882025B2 (en) | Strained-channel transistor and methods of manufacture | |
US8853746B2 (en) | CMOS devices with stressed channel regions, and methods for fabricating the same | |
US7619300B2 (en) | Super hybrid SOI CMOS devices | |
US20080179636A1 (en) | N-fets with tensilely strained semiconductor channels, and method for fabricating same using buried pseudomorphic layers | |
US8062938B2 (en) | Semiconductor device and method of fabricating the same | |
US20100059764A1 (en) | Structure and method to form multilayer embedded stressors | |
US20080006854A1 (en) | Mosfets comprising source/drain regions with slanted upper surfaces, and method for fabricating the same | |
US7968946B2 (en) | Higher performance CMOS on (110) wafers | |
JP2010171337A (en) | Field effect transistor | |
KR100956575B1 (en) | Improved strained-silicon cmos device and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |