US20100252810A1 - Gate patterning of nano-channel devices - Google Patents
Gate patterning of nano-channel devices Download PDFInfo
- Publication number
- US20100252810A1 US20100252810A1 US12/417,954 US41795409A US2010252810A1 US 20100252810 A1 US20100252810 A1 US 20100252810A1 US 41795409 A US41795409 A US 41795409A US 2010252810 A1 US2010252810 A1 US 2010252810A1
- Authority
- US
- United States
- Prior art keywords
- gate
- etching
- semiconductor
- gate conductor
- semiconductor nanowires
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000002090 nanochannel Substances 0.000 title abstract description 54
- 238000000059 patterning Methods 0.000 title abstract description 28
- 238000000034 method Methods 0.000 claims abstract description 119
- 239000004020 conductor Substances 0.000 claims abstract description 107
- 239000004065 semiconductor Substances 0.000 claims abstract description 91
- 239000000463 material Substances 0.000 claims abstract description 90
- 238000005530 etching Methods 0.000 claims abstract description 70
- 238000002161 passivation Methods 0.000 claims abstract description 38
- 125000006850 spacer group Chemical group 0.000 claims abstract description 38
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 16
- 239000001301 oxygen Substances 0.000 claims abstract description 16
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 16
- 238000005538 encapsulation Methods 0.000 claims abstract description 12
- 238000004519 manufacturing process Methods 0.000 claims abstract description 8
- 239000002070 nanowire Substances 0.000 claims description 64
- 239000002019 doping agent Substances 0.000 claims description 11
- 150000002500 ions Chemical class 0.000 claims description 11
- 238000005468 ion implantation Methods 0.000 claims description 8
- 238000001459 lithography Methods 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 4
- 229910052751 metal Inorganic materials 0.000 claims description 4
- 230000001681 protective effect Effects 0.000 claims description 4
- 239000003054 catalyst Substances 0.000 claims description 3
- 239000002243 precursor Substances 0.000 claims description 3
- IGELFKKMDLGCJO-UHFFFAOYSA-N xenon difluoride Chemical compound F[Xe]F IGELFKKMDLGCJO-UHFFFAOYSA-N 0.000 claims description 3
- 229910052731 fluorine Inorganic materials 0.000 abstract description 6
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 abstract description 5
- 239000011737 fluorine Substances 0.000 abstract description 5
- HXELGNKCCDGMMN-UHFFFAOYSA-N [F].[Cl] Chemical compound [F].[Cl] HXELGNKCCDGMMN-UHFFFAOYSA-N 0.000 abstract 1
- 239000000758 substrate Substances 0.000 description 24
- 229920002120 photoresistant polymer Polymers 0.000 description 21
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 17
- 239000012212 insulator Substances 0.000 description 13
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 12
- 239000000377 silicon dioxide Substances 0.000 description 8
- 238000001020 plasma etching Methods 0.000 description 7
- 229910052757 nitrogen Inorganic materials 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 235000012239 silicon dioxide Nutrition 0.000 description 6
- 238000009966 trimming Methods 0.000 description 6
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 238000005137 deposition process Methods 0.000 description 5
- 239000003989 dielectric material Substances 0.000 description 5
- BSYNRYMUTXBXSQ-UHFFFAOYSA-N Aspirin Chemical compound CC(=O)OC1=CC=CC=C1C(O)=O BSYNRYMUTXBXSQ-UHFFFAOYSA-N 0.000 description 4
- 230000009977 dual effect Effects 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000002041 carbon nanotube Substances 0.000 description 3
- 229910021393 carbon nanotube Inorganic materials 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 230000003628 erosive effect Effects 0.000 description 3
- 238000001704 evaporation Methods 0.000 description 3
- 230000008020 evaporation Effects 0.000 description 3
- 238000000608 laser ablation Methods 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 238000003631 wet chemical etching Methods 0.000 description 3
- 229910015844 BCl3 Inorganic materials 0.000 description 2
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 2
- 229910004541 SiN Inorganic materials 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 238000004380 ashing Methods 0.000 description 2
- 239000000460 chlorine Substances 0.000 description 2
- 229910052801 chlorine Inorganic materials 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- RWRIWBAIICGTTQ-UHFFFAOYSA-N difluoromethane Chemical compound FCF RWRIWBAIICGTTQ-UHFFFAOYSA-N 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- WMIYKQLTONQJES-UHFFFAOYSA-N hexafluoroethane Chemical compound FC(F)(F)C(F)(F)F WMIYKQLTONQJES-UHFFFAOYSA-N 0.000 description 2
- 238000010884 ion-beam technique Methods 0.000 description 2
- 229910003465 moissanite Inorganic materials 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 description 2
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 2
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910003811 SiGeC Inorganic materials 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000005234 chemical deposition Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- ZOCHARZZJNPSEU-UHFFFAOYSA-N diboron Chemical compound B#B ZOCHARZZJNPSEU-UHFFFAOYSA-N 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 239000002105 nanoparticle Substances 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/762—Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/902—Specified use of nanostructure
- Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application
- Y10S977/936—Specified use of nanostructure for electronic or optoelectronic application in a transistor or 3-terminal device
- Y10S977/938—Field effect transistors, FETS, with nanowire- or nanotube-channel region
Definitions
- the present invention generally relates to semiconductor integrated circuits (ICs), and more particularly to complementary metal oxide semiconductor (CMOS) n-type field effect transistors (nFETs) and p-type field effect transistors (pFETs) with nano-sized channel lengths in which various processes are utilized for patterning the gate of the CMOS devices that enable the removal of residue gate material beneath the nano-channel without compromising the integrity of the gate.
- CMOS complementary metal oxide semiconductor
- nFETs n-type field effect transistors
- pFETs p-type field effect transistors
- semiconductor devices include a plurality of circuits that form an integrated circuit (IC) including semiconductor chips, thin film packages and printed circuit boards.
- ICs can be useful for computers and electronic equipment and can contain millions of transistors and other circuit elements that are fabricated on a single semiconductor (e.g., Si) crystal substrate.
- CMOS complementary metal oxide semiconductor
- the gates of each nFET and each pFET which are typically comprised of polysilicon and a dielectric material having a dielectric constant greater than silicon dioxide (herein after “high k dielectric”), must be patterned without compromising the integrity of the gate material and the gate dielectric(s).
- high k dielectric silicon dioxide
- several device options are being contemplated, some of which entail the use of nano-channel devices to increase the carrier mobility and device performance, reduce the short channel effect, and to increase the scalability.
- nano-channel refers to a device whose channel diameter is on the order of about 50 nm or less.
- Nano-channel devices typically, but not necessarily always, include nanowires (NWs) made of a semiconductor material including, for example, Si, SiGe, a III-V compound semiconductor, or a carbon nanotube (CNT) for use in the active channel area.
- NWs nanowires
- Such nano-channels could be patterned with a conventional “top down” lithographic patterning technique or from a “bottom up” process with NW or CNT deposition atop a semiconductor substrate, e.g., Si, SiGe, a silicon-on-insulator (SOI) or a silicon germanium-on-insulator (SGOI) followed by conventional gate patterning such as those outlined in U.S. application Ser. No. 11/760,992, filed Jun. 11, 2007 and U.S. Patent Application Publication No. 2008/0045011-A1, publication date Feb. 21, 2008 or other prior art methodologies.
- SOI silicon-on-insulator
- SGOI silicon germanium-on-insulator
- the use of a nano-channel material implies that conventional prior art plasma etching processes typically employed for patterning the latter will encounter some limitation during the etching process. This limitation entails difficulty in removing residue gate material that is beneath the nano-channel without compromising the integrity of the gate material as the isotropic etching process employed for removing the gate material will also etch some fraction of the gate conductor.
- the present invention provides a semiconductor device, e.g., a CMOS device, comprised of a nano-channel wherein the gate of the semiconductor device is patterned by processes that ensure the complete removal of residue gate material beneath the nano-channel without compromising the integrity of the gate.
- a CMOS device comprised of a nano-channel wherein the gate of the semiconductor device is patterned by processes that ensure the complete removal of residue gate material beneath the nano-channel without compromising the integrity of the gate.
- an etch process is utilized that facilitates the complete removal of residual gate material beneath the nano-channel while simultaneously and isotropically etching (i.e., trimming) the gate to its target dimension in a uniform fashion along the z-axis and thus not compromising the gate's integrity.
- the present invention also provides a semiconductor device, e.g., CMOS device, enabling higher speed circuits and ring oscillators.
- CMOS device e.g., CMOS device
- the present invention further provides a semiconductor device, e.g., CMOS device, in which a bias-free, fluorine or fluorine and chlorine-containing etch chemistry is employed to isotropically etch the residue gate material beneath the nano-channel selective to an employed sacrificial spacer and without compromising the gate integrity.
- CMOS device e.g., CMOS device
- a bias-free, fluorine or fluorine and chlorine-containing etch chemistry is employed to isotropically etch the residue gate material beneath the nano-channel selective to an employed sacrificial spacer and without compromising the gate integrity.
- the present invention also provides a semiconductor device, e.g., CMOS device, in which the thickness of the sacrificial spacer employed is equal to the diameter of the nano-channel.
- CMOS device e.g., CMOS device
- the aforementioned semiconductor devices are provided using a sacrificial spacer material comprised of a spin-on or chemically deposited SiN, SiON, SiO 2 , SiC, SiCN, SiCNH or SiCOH material (collectively referred to herein as a Si-containing material), the thickness of which is equivalent to the diameter of the nano-channel.
- a sacrificial spacer material comprised of a spin-on or chemically deposited SiN, SiON, SiO 2 , SiC, SiCN, SiCNH or SiCOH material (collectively referred to herein as a Si-containing material), the thickness of which is equivalent to the diameter of the nano-channel.
- the sacrificial spacer employed in the invention is deposited and etched after the gate has been etched, but without performing the last step of the etch process, namely the isotropic etch that ensures removal of residue gate material beneath the nano-channel.
- the spacer may invoke the final stage of the gate etch process, namely an isotropic etch process capable of etching the residue gate material selective to the spacer and gate dielectric. Since the thickness of the spacer is equivalent to the diameter of the nano-channel, as the residue gate material beneath the latter is removed, a similar lateral etch process but in the orthogonal direction (parallel to the nano-channel and beneath both nano-channel and the spacer) occurs removing all residue gate material without compromising the integrity of the gate.
- an isotropic etch process capable of etching the residue gate material selective to the spacer and gate dielectric. Since the thickness of the spacer is equivalent to the diameter of the nano-channel, as the residue gate material beneath the latter is removed, a similar lateral etch process but in the orthogonal direction (parallel to the nano-channel and beneath both nano-channel and the spacer) occurs removing all residue gate material without compromising the integrity of the gate.
- This isotropic etch process is conducted on the same medium to high density plasma reactor as that used for the prior etching stages of the gate conductor, namely: inductively coupled, dual capacitively coupled, microwave, electron cyclotron resonance, helicon, or helical resonator.
- An example of specific inventive plasma conditions employed for the isotropic etch process in the invention includes, but is not limited to pressures greater than or equal to 30 mT, negligible or no substrate bias, source powers greater than or equal to 150 W (plasma density typically between 10 10 cm ⁇ 3 to 10 12 cm ⁇ 3 ), F-containing or F and Cl-containing chemistries, respectively including SF 6 , CF 4 , CHF 3 , CH 2 F 2 , C 2 F 6 , C 4 F 6 , C 4 F 8 , C 5 F 8 , or combinations thereof and Cl 2 , BCl 3 , or combinations thereof, with SF 6 /CF 4 and Cl 2 chemistries being preferred.
- the spacer which does not etch at an appreciable rate in an etch process employing the above conditions, thus serves as a buffer impeding removal of the residue gate material beneath the nano-channel in close proximity to the gate.
- the sacrificial spacer is removed by prior art wet or dry chemistries to complete the gate patterning process.
- the aforementioned semiconductor devices are provided utilizing a sidewall encapsulation and passivation process.
- the sidewall encapsulation and passivation process is employed in the invention after the gate has been etched, but without performing the last step of the etch process, namely the isotropic etch that ensures removal of residue gate material beneath the nano-channel.
- sidewalls of at least a patterned gate conductor which is located atop semiconductor nanowires that are surrounded by a gate dielectric, are subjected to a passivation process, such as a thermal oxidation or nitridation process, in which a thin (on the order of 5 nm or less) passivation layer is formed on the gate sidewalls.
- a passivation process such as a thermal oxidation or nitridation process, in which a thin (on the order of 5 nm or less) passivation layer is formed on the gate sidewalls.
- a second application of a gate resist mask with a larger resist area thus encapsulating the gate and passivation layer is utilized to protect the patterned gate conductor including the passivated sidewalls.
- a two-step etching process is then performed.
- the first is a non-directional etch that removes the passivation layer that formed on the residue gate material that is located beneath the semiconductor nanowires.
- the second etch includes a selective and isotropic etching process as described above to remove the residue gate material that is present beneath the semiconductor nanowires and thereafter the second gate resist mask is stripped from the structure.
- the embodiments mentioned above which include the use of either a sacrificial spacer or an encapsulating/passivation layer include the steps of:
- a protective material e.g., sacrificial spacer or sidewall encapsulation and passivation layer, on at least exposed sidewalls of said at least one patterned gate conductor; and selectively removing the residue gate material that is present beneath the semiconductor nanowires utilizing an isotropic etching process.
- the present invention also provides a method in which the gate patterning of a nano-channel device is achieved without the need for utilizing either a sacrificial spacer or an encapsulating/passivation layer.
- This particular embodiment of the present invention provides a more efficient and cost efficient means for gate patterning of nano-channel devices as compared to prior art processes.
- an etch process is employed that facilitates the complete removal of residual gate material beneath the nano-channel while simultaneously and isotropically etching (i.e., trimming) the gate to its target dimension in a uniform fashion along the z-axis and thus not compromising the gate's integrity.
- this embodiment of the present invention provides a semiconductor device, e.g., a CMOS device, in which oxygen and nitrogen-free chemistry is employed to etch the gate to its target depth followed by the above-mentioned fluorine-containing plasma etch.
- a passivating layer containing oxygen or nitrogen containing oxygen or nitrogen.
- Such a layer is typically non-uniform and, as such, during subsequent etching steps during which the gate material beneath the nano-channel is removed, the passivating layer is also removed in a non-uniform manner leading to differing lateral etch extents at various locations along the z-axis of the gate. This effect can be eliminated with oxygen and nitrogen-free etch chemistries as the gate is etched to its target critical dimension.
- an isotropic etch process is applied to removed the gate material beneath the nano-channel. Since there is no passivation layer protecting the gate, the gate itself is also etched simultaneously in a uniform manner along the z-axis.
- the initial gate dimension is larger than the target gate dimension such that the volume of gate material to be removed beneath the nano-channel is quasi-equivalent to the volume of gate material to be etched in the actual gate structure to achieve the target critical dimension of this electrode.
- the isotropic etch process in this embodiment of the invention is conducted on the same medium to high density plasma reactor as that used for the prior etching stages of the gate conductor, namely: inductively coupled, dual capacitively coupled, microwave, electron cyclotron resonance, helicon, or helical resonator.
- An example of specific inventive plasma conditions employed for the isotropic etch process of this embodiment of the invention includes, but is not limited to pressures greater than or equal to 30 mT, negligible or no substrate bias, source powers greater than or equal to 150 W (plasma density typically between 10 10 cm ⁇ 3 to 10 12 cm ⁇ 3 ), F-containing chemistries, respectively including SF 6 , CF 4 , XeF 2 , or combinations thereof.
- the embodiment of the invention including no sacrificial spacer and encapsulation/passivation layer includes:
- an upper portion of the at least one patterned gate conductor is predoped prior to etching. Utilizing a predoped gate conductor enhances the removal of the upper portion of the gate conductor during the etching process.
- a semiconductor structure that includes:
- a semiconductor substrate located atop the semiconductor substrate and are surrounded by a gate dielectric; and at least one patterned gate conductor located atop the semiconductor nanowires, wherein no residue gate material is present beneath the semiconductor nanowires and there is no consumption (below or above) of the at least one patterned gate conductor.
- FIG. 1A is a pictorial representation (through a cross sectional view) illustrating an initial structure that can be employed in a first embodiment of the invention, while FIG. 1B is an orthogonal view through line A-A shown in FIG. 1A .
- FIG. 2A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 1A after gate etching and resist stripping, while FIG. 2B is an orthogonal view through line A-A shown in FIG. 2A .
- FIG. 3A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 2A after sacrificial spacer formation, while FIG. 3B is an orthogonal view through line A-A shown in FIG. 3A .
- FIG. 4A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 3A after isotropic etching to remove gate material from beneath semiconductor nanowires, while FIG. 4B is an orthogonal view through line A-A shown in FIG. 4A .
- FIG. 5A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 4A after removing the sacrificial spacer from the structure, while FIG. 5B is an orthogonal view through line A-A shown in FIG. 5A .
- FIG. 6A is a pictorial representation (through a cross sectional view) illustrating an initial structure that can be employed in a second embodiment of the invention, while FIG. 6B is an orthogonal view through line A-A shown in FIG. 6A .
- FIG. 7A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 6A after gate etching and resist stripping, while FIG. 7B is an orthogonal view through line A-A shown in FIG. 7A .
- FIG. 8A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 7A after gate sidewall passivation, while FIG. 8B is an orthogonal view through line A-A shown in FIG. 8A .
- FIG. 9A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 8A after a second application of a gate resist mask, while FIG. 9B is an orthogonal view through line A-A shown in FIG. 9A .
- FIG. 10A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 9A after lateral gate conductive trimming, while FIG. 10B is an orthogonal view through line A-A shown in FIG. 10A .
- FIG. 11A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 10A after resist removal, while FIG. 11B is an orthogonal view through line A-A shown in FIG. 11 .
- FIG. 12A is a pictorial representation (through a cross sectional view) illustrating an initial structure including an optionally predoped gate conductor that can be employed in a third embodiment of the invention, while FIG. 12B is an orthogonal view through line A-A shown in FIG. 12A .
- FIG. 13A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 12A post lithography, while FIG. 13B is an orthogonal view through line A-A shown in FIG. 13A .
- FIG. 14A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 13A after gate etching utilizing no oxygen and nitrogen species, e.g., after performing a breakthrough etch, while FIG. 14B is an orthogonal view through line A-A shown in FIG. 14A .
- FIG. 15A is a pictorial representation (through a cross sectional view) illustrating the structure of FIG. 14A after isotropic etching and performing a wet etch to clean the structure, while FIG. 15B is an orthogonal view through line A-A shown in FIG. 15A .
- the present invention provides methods for patterning the gate of a nano-channel device that enable complete removal of residue gate material beneath the nano-channel without compromising the integrity of the gate.
- a sacrificial spacer process is employed to pattern the gate of a nano-channel device. This embodiment of the present invention is illustrated in FIGS. 1A-5B .
- a gate sidewall encapsulation and passivation process is used in patterning the gate of a nano-channel device. This particular embodiment is shown in FIGS. 6A-11B .
- an oxygen and nitrogen-free etching ambient is used to etch a gate conductor that does not include any sacrificial spacer and encapsulation/passivation layer. This particular embodiment of the present invention is shown in FIGS. 12A-15B .
- FIG. 1A is an orthogonal view of the structure shown in FIG. 1A through A-A.
- the initial structure 10 includes a semiconductor substrate 12 having an insulator layer 14 located on the surface thereof.
- the initial structure 10 shown in FIGS. 1A-1B further includes semiconductor nanowires 18 .
- the semiconductor nanowires 18 are illustrated as a layer that is surrounded by a gate dielectric, depicted as a lower gate dielectric 16 A and an upper gate dielectric 16 B.
- a gate conductor 20 and a gate hard mask 22 are located atop the upper gate dielectric 16 B.
- the initial structure 10 shown in FIG. 1A further includes a patterned photoresist 24 located atop a surface of the gate hard mask 22 .
- the initial structure 10 shown in FIGS. 1A-1B is comprised of materials well known to those skilled in the art and conventional processes that are also well known to those skilled in the art can be employed in providing the initial structure 10 .
- the semiconductor substrate 12 of the initial structure 10 may be comprised of a semiconductor-on-insulator substrate that includes a handle substrate 12 A, a buried insulating layer 12 B and a semiconductor layer 12 C.
- the semiconductor-on-insulator substrate can be formed utilizing well known techniques including, for example, wafer bonding, lamination, or SIMOX (separation by ion implantation of oxygen).
- the handle substrate 12 A and the semiconductor layer 12 C may be comprised of the same or different semiconductor materials. Examples of suitable semiconductor materials that can be employed as the handle substrate 12 A and the semiconductor layer 12 C include, but are not limited to Si, SiGe, SiC, SiGeC, Ge, GaAs, GaN, InAs, InP and other IIIN or II/VI compound semiconductors.
- the buried insulating layer 12 B may be comprised of a crystalline or non-crystalline oxide, nitride, and/or oxynitride, with crystalline oxides being highly preferred.
- the various thicknesses of layers 12 A, 12 B and 12 C are within ranges that are typically mentioned in the art for such layers of a semiconductor-on-insulator substrate.
- the thickness of handle substrate 12 A may be from 200 microns to 600 microns
- the thickness of layer 12 B may be from 100 nm to 180 nm
- the thickness of layer 12 C may be from 60 nm to 110 nm.
- semiconductor substrate 12 is a bulk semiconductor substrate (absent layers 12 A, 12 B and 12 C) including one of the aforementioned semiconductor materials.
- an insulator layer 14 is typically, but not necessarily always formed on the surface of the substrate 12 .
- the insulator layer 14 may be comprised of a semiconductor oxide, a semiconductor nitride, a semiconductor oxynitride or a nitrided semiconductor oxide.
- the insulator layer 14 is a silicon oxide.
- the thickness of the insulator layer 14 is typically from 0.5 nm to 1.5 nm, with a thickness from 0.8 nm to 1.2 nm being even more typical. The thickness of the insulator layer 14 , however, may be different after processing at higher temperatures, which are typically used during CMOS fabrication.
- the insulator layer 14 may be formed utilizing a conventional deposition technique well known to those skilled in the art including, but not limited to chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD) and atomic layer deposition (ALD). In some embodiments of the invention, the insulator layer 14 may be formed by a thermal growth process including, but not limited to thermal oxidation and thermal nitridation.
- CVD chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- ALD atomic layer deposition
- the insulator layer 14 may be formed by a thermal growth process including, but not limited to thermal oxidation and thermal nitridation.
- semiconductor nanowires 18 that are surrounded by a gate dielectric, depicted as a lower gate dielectric 16 A and an upper gate dielectric 16 B are formed utilizing conventional techniques well known to those skilled in the art.
- the semiconductor nanowires (NWs) 18 can be made with conventional “top down” patterning methodologies including epitaxial growth of a semiconductor material, lithography to define NW dimensions followed by various types of plasma etching to define the NWs in the semiconductor material using specific masking layers.
- the NWs can be further “thinned” using oxidative thinning combined with removal of the oxide layer that forms using a wet etching process (such as etching in HF).
- the NWs 18 can be made using a “bottom up” approach employing an appropriate metal catalyst (Au, Fe, Ti, Ga), precursors, and relevant dopants (e.g., Si, silane (SiH 4 ), phosphine (PH 3 ) and diborane (B 2 H 6 )) and processed/deposited using CVD, PECVD, laser ablation or an evaporation technique.
- an appropriate metal catalyst Au, Fe, Ti, Ga
- precursors e.g., Si, silane (SiH 4 ), phosphine (PH 3 ) and diborane (B 2 H 6 )
- relevant dopants e.g., Si, silane (SiH 4 ), phosphine (PH 3 ) and diborane (B 2 H 6 )
- the gate dielectric that surrounds the NWs 18 is formed by an atomic layer deposition process or other like deposition process.
- the semiconductor nanowires 18 employed in the present invention may comprise a semiconductor material including those mentioned above for handle substrate 12 A and semiconductor layer 12 C.
- the semiconductor nanowires 18 are comprised of a Si-containing semiconductor, with Si nanowires being highly preferred in some embodiments of the invention.
- the semiconductor nanowires 18 that are employed in the present invention have a length that is less than 350 tun, typically less than 100 nm.
- the diameter of the NWs ranges from 10 nm to 50 nm and after oxidative “thinning” less than or equal to 10 nm, preferably from 5 nm to 10 nm and are typically separated by a distance of 50 nm to 100 nm.
- the gate dielectric that surrounds the semiconductor nanowires may comprise any dielectric material including, but not limited to silicon dioxide, silicon nitride and silicon oxynitride.
- the gate dielectric that surrounds the semiconductor nanowires may include a high k dielectric material (e.g., k greater than silicon dioxide) such as, for example, TiO 2 , Al 2 O 3 , HfO 2 , ZrO 2 , Ta 2 O 5 , La 2 O 3 and other like metal oxides including perovskite type oxides.
- the present invention also contemplates instances when TiN and TaN are used.
- the gate dielectric that surrounds the semiconductor nanowires has a total thickness from 1 nm to 20 nm, with a total thickness from 2 nm to 10 nm being even more typical.
- a gate conductor 20 is formed atop the gate dielectric utilizing a conventional deposition process including, but not limited to physical vapor deposition (PVD), CVD or evaporation.
- the gate conductor 20 is comprised of any suitable conductive material including, but not limited Si-containing materials such as Si or SiGe alloy in single crystal, polycrystalline or amorphous form.
- the gate conductor 20 may also be comprised of a conductive metal or a conductive metal alloy (TiN, TaN etc). Combinations of the aforementioned conductive materials are also contemplated in the present invention.
- the gate conductor 20 is comprised of a Si-containing material, with polySi being highly preferred.
- the thickness of the gate conductor 20 may vary depending on the technique used to form the same and the material of the gate conductor. Typically, the thickness of the gate conductor 20 is from 50 nm to 200 nm, with a thickness from 30 nm to 100 nm being even more typical.
- a gate hard mask 22 is formed atop the gate conductor 20 utilizing a conventional deposition process including, but not limited to CVD, PECVD, PVD and evaporation.
- the gate hard mask 22 is comprised of an oxide, nitride, oxynitride or a multilayered stack thereof.
- the gate hard mask 22 is comprised of silicon dioxide.
- the gate hard mask 22 is comprised of a multilayered stack comprising a lower silicon dioxide layer and an upper silicon nitride layer.
- the thickness of the gate hard mask 22 may vary depending on the technique used to form the same as well as the material of the hard mask itself. Typically, the gate hard mask 22 has a thickness from 15 nm to 100 nm, with a thickness from 20 nm to 50 nm being even more typical.
- a patterned photoresist 24 having a gate pattern is formed atop the gate hard mask 22 .
- the patterned photoresist 24 is formed by first providing a blanket layer of photoresist material atop the gate hard mask 22 utilizing a conventional deposition process such as, for example, spin-on coating. Next, the blanket layer of photoresist material is exposed to a pattern of radiation and then the exposed photoresist material is developed utilizing a conventional developer well known to those skilled in the art. A conventional resist trimming process may also be used to thin the width of the patterned resist.
- the gate hard mask 22 and the gate conductor 20 are patterned forming a patterned gate hard mask 22 ′ and a patterned gate conductor 20 ′ atop the semiconductor nanowires 18 that are surrounded by the gate dielectric.
- the patterning of the gate hard mask 22 and the gate conductor 20 is performed by utilizing one or more etching steps.
- the one or more etching steps include dry etching (i.e., reactive ion etching, plasma etching, ion beam etching or laser ablation) and/or wet chemical etching.
- etching steps typically, two etching steps are employed, the first of which transfers the pattern from the patterned photoresist 24 to the underlying gate hard mask 22 , and the second of which transfers the pattern from the now patterned gate hard mask 22 ′ to the underlying gate conductor 20 .
- the at least one patterned gate conductor has an effective gate length from 20 nm to 25 nm, which is maintained even after the final etching process. Moreover, each patterned gate conductor within the structure is typically separated from its nearest identical neighbor by a distance from 70 nm to 80 nm.
- the patterned photoresist 24 can be removed immediately after transferring the pattern into the hard mask material or it can be removed after the pattern has been transferred to the underlying gate conductor 20 .
- a conventional resist stripping process such as, for example, ashing, can be employed in removing the patterned photoresist 24 from the structure.
- FIGS. 2A-2B The resultant structure that is formed after patterning of the gate hard mask and the gate conductor and removing the patterned photoresist is shown in FIGS. 2A-2B . It is observed that after the aforementioned etching step, some of the gate conductor material remains beneath the semiconductor nanowires 18 . The remaining gate conductor material is designated as 20 ′′ in FIG. 2B .
- the remaining gate conductor material 20 ′′ may also be referred to herein as a residue or stringer.
- the stringers 20 ′′ are connected to the patterned gate conductor 20 ′. If left within the structure, the stringers 20 ′′ can lead to electrical shorts between the NWs 18 and the patterned gate conductor 20 ′ when contacts (e.g., source and drain contacts) are formed to the body of each NW 18 . As such, the stringers 20 ′′ need to be removed before the contacts are made to the body of each NW 18 .
- an ion implantation process is typically performed to change the etch rate of the stringers. 20 ′′.
- the etch rate of the stringers 20 ′′ that are implanted with ions is substantially higher than that of the same material without being implanted.
- the etch rate of ion implanted poly-silicon could be four times higher than that of a non-implanted poly-silicon.
- the ion-energy employed in the ion implantation step is chosen such that the ions are implanted at a depth roughly equal half of the stringers 20 ′′ thickness.
- the ions mostly change the property of the stringers 20 ′′, but do not affect the patterned gate conductor 20 ′ properties since the ions end up being stopped by the patterned gate hard mask 22 ′.
- the ion used could be dopants such as boron (for p-type) or phosphorus (for n-type) in the example of poly-silicon gate conductor. Alternatively, neutral ions such as silicon can also be implanted.
- a sacrificial spacer 26 is formed of the sidewalls of at least the patterned gate conductor 20 ′.
- the sacrificial spacer 26 can also be formed on the sidewalls of the patterned gate hard mask 22 ′.
- the sacrificial spacer 26 is formed by a spin-on deposition process or by a chemical deposition process, followed by etching.
- the sacrificial spacer 26 is comprised of SiN, SiON, SiO 2 , SiCN, SiCNH or SiCOH material.
- the thickness of the sacrificial spacer 26 is equivalent to the diameter of the nano-channel, i.e., the diameter of an individual nanowire.
- the etching used in this step of the present invention includes a dry etching process or a chemical wet etch process. It is however noted that this etching process is not sufficiently isotropic and as such it does not remove the stringers 20 ′′ that are located beneath the NWs 18 .
- an isotropic etch process i.e., lateral etching
- etching the stringers 20 ′′ i.e., the gate material that forms under the nanowires during patterning of the gate conductor
- the sacrificial spacer 26 and gate dielectric is employed to provide the structure illustrated in FIGS. 4A-4B . Since the thickness of the sacrificial spacer 26 is equivalent to the diameter of the nano-channel, as the stringers 20 ′′ beneath the later is removed, a similar lateral etch process but in the orthogonal direction (parallel to the nano-channel and beneath both nano-channel and the spacer) occurs removing all residue gate material without compromising the integrity of the gate.
- This isotropic etch process is conducted on the same medium to high density plasma reactor as that used for the prior etching stages of the gate conductor, namely: inductively coupled, dual capacitively coupled, microwave, electron cyclotron resonance, helicon, or helical resonator.
- An example of specific inventive plasma conditions employed for the isotropic etch process in the invention includes, but is not limited to pressures greater than or equal to 30 mT, negligible or no substrate bias, source powers greater than or equal to 150 W (plasma density typically between 10 10 cm ⁇ 3 to 10 12 cm ⁇ 3 ), F-containing or F and containing chemistries, respectively including SF 6 , CF 4 , CHF 3 , CH 2 F 2 , C 2 F 6 , C 4 F 6 , C 4 F 8 , C 3 F 8 , or combinations thereof and Cl 2 , BCl 3 , or combinations thereof, with SF 6 /CF 4 and O 2 chemistries being preferred.
- the sacrificial spacer 26 which does not etch at an appreciable rate in an etch process employing the above conditions, thus serves as a buffer impeding removal of the residue gate material (e.g., stringer 20 ′′) beneath the nano-channel in close proximity to the gate.
- FIGS. 5A-5B illustrates the structure after the sacrificial spacer 26 is removed by conventional wet or dry etch chemistries to complete the gate patterning process.
- the gate dielectric is etched off the semiconductor nanowires 18 (not shown) to expose the nanowire body in those regions where a source and drain are to be formed. Contacts are then made to the source, drain and gate utilizing techniques well known in the art to complete the device fabrication.
- inventive method described above provides one embodiment for gate patterning of nano-channel devices which is performed without eroding the gate material around the nano-channels.
- FIGS. 6A-11B illustrate a second embodiment for gate patterning of nano-channel devices.
- the second embodiment of the present invention utilizes a gate sidewall encapsulation and passivation process instead of the sacrificial spacer.
- the second embodiment of the invention includes providing the initial structure 10 ′ shown in FIGS. 6A-6B .
- the initial structure 10 ′ shown in FIGS. 6A-6B is identical to the initial structure 10 shown in FIGS. 1A-1B .
- the above description concerning the elements, reference numerals and, processing steps used in providing the initial structure 10 shown in FIGS. 1A-1B are applicable here for providing the initial structure 10 ′ shown in FIGS. 6A-6B .
- FIGS. 7A-7B show the structure that is formed after patterning the gate hard mask 22 and the gate conductor 20 . It is observed that the gate patterning used here in FIGS. 7A-7B is identical to that used in providing the structure shown in FIGS. 2A-2B . It is further observed that stringers 20 ′′ remain under the NWs 18 after this gate patterning step and following the same an ion implantation process, as described above, can be used to change the etch rate of the stringers 20 ′′.
- FIGS. 8A-8B illustrate the structure that is formed after performing a gate sidewall passivation process.
- the passivation layer that forms on the gate sidewalls is designated by reference numeral 23 in the drawings.
- the material of the passivation layer is dependent on the material of the gate conductor.
- the passivation layer can comprise silicon dioxide or silicon nitride.
- the passivation layer that is formed typically has a thickness from 1 nm to 10 nm, with a thickness from 2 nm to 5 nm being even more typical.
- One method of forming the passivation layer is by exposing the patterned gate conductor 20 ′ to an oxygen or nitrogen plasma at a temperature in the range between 200° C. and 300° C.
- a passivation layer 23 ′ also forms on the stringers 20 ′′ that are located beneath the NWs 18 .
- a second gate mask 30 (the first being the patterned photoresist 24 used in forming the initial structure 10 ′) is formed on the structure to provide the structure shown in FIGS. 9A-9B .
- the second gate mask 30 is aligned to the patterned gate conductor 20 ′ so that the second gate mask 30 overlaps the patterned gate conductor 20 ′.
- the second gate mask 30 also covers, e.g., encapsulates, the passivated sidewalls of the patterned gate conductor 20 ′. It is observed that the second gate mask 30 is aligned to the patterned gate conductor 20 ′, but is not self-aligned.
- the first etch step consists of a non-selective directional etch that removes the passivation layer 23 ′ from the stringers 20 ′′. This step is sometime referred to as a breakthrough etch. Passivation layer 23 is not removed from the sidewalls of patterned gate conductor 20 ′ since it is covered by the second gate mask 30 . When the patterned gate conductor 20 ′ sidewalls are vertical the passivation layer 23 would not be etched off the sidewalls even in the absent of the second gate pattern mask 30 due to this etching step being very directional.
- the second step consists of a selective and isotropic etch that attacks the stingers 20 ′′ but does not etch the passivation layer 23 or the second gate mask 30 .
- SF 6 based chemistry with negligible bias power can be used to etch poly-silicon selectively with respect to a passivation layer of oxide.
- the second embodiment also can use the various etch chemistries as described above for the first embodiment of the invention. To obtain an isotropic etch, low bias and high gas pressure, as mentioned above in regard to the first embodiment, are typically employed.
- etch rate of stringers 20 ′′ is enhanced due to the previously performed ion-implantation. At the contact point between the stringers 20 ′′ and the patterned gate conductor 20 ′ the lateral etching rate into the patterned gate conductor is slow since the bottom portion of the patterned gate conductor 20 ′ is not implanted with ions.
- the second gate mask 30 is stripped utilizing conventional techniques well known in the art including, for example, by oxygen plasma.
- the gate dielectric is etched off the semiconductor nanowires 18 (not shown) to expose the nanowire body in those regions where a source and drain are to be formed. Contacts are then made to the source, drain and gate utilizing techniques well known in the art to complete the device fabrication.
- inventive method represented by the second embodiment of this invention is also capable of gate patterning of nano-channel devices without eroding the gate material around the nano-channels.
- FIGS. 12A-15B illustrate a third embodiment for gate patterning of nano-channel devices.
- the third embodiment of the present invention does not utilize a sacrificial spacer, as in the first embodiment, or a gate sidewall encapsulation and passivation process as used in the second embodiment. Instead, the third embodiment of the present invention utilizes an etch process that is free of oxygen and nitrogen to etch the gate conductor to a targeted depth, followed by a fluorine-based etch chemistry to etch residual gate material beneath the nano-channel while simultaneously and isotropically etching (i.e., trimming) the gate material to a final target dimension.
- the initial gate dimension is selected to be larger than the final target dimension.
- the third embodiment of the invention includes providing the initial structure 50 shown in FIGS. 12A-12B .
- the initial structure 50 shown in FIGS. 12A-12B is essentially the same as the initial structure 10 shown in FIGS. 1A-1B except that patterned photoresist 24 is not yet present.
- an upper portion of the gate conductor 20 has been doped with either an n-type impurity dopant or a p-type impurity dopant.
- the upper doped region of the gate conductor 20 is labeled as 20 A in the drawings.
- FIGS. 12A-12B illustrates an embodiment in which predoping of the gate conductor 20 occurs
- the third embodiment can also be practiced in instances in which the gate conductor 20 is not predoped.
- predoping of the conductor 20 represents an optional step of the third embodiment of the present invention.
- the remaining elements shown in FIGS. 12A-12B which are the same as that shown in FIG. 1A-1B have like reference numerals. As such, the above description concerning the like elements is applicable here for providing the initial structure 50 shown in FIGS. 12A-12B .
- the gate conductor 20 may or may contain an optional doped region 20 A located within an upper portion of the gate conductor 20 .
- the optional doped region is formed utilizing a doping process including, for example, gas phase doping, ion implantation, outdiffusion from an external doping layer and combinations thereof.
- ion implantation is utilized in forming the doped region 20 A within an upper portion of the gate conductor 20 .
- the term “upper portion” of the gate conductor denotes a depth, as measured from an upper surface of the gate conductor 20 , of from 10 nm to 50 nm, more typically within a range from 5 nm to 25 nm from an upper surface of the gate conductor 20 .
- the doped region 20 A may include n-type impurity dopants such as an ion from Group VA of the Periodic Table of Elements, or p-type impurity dopants such as an ion from Group IIIA of the Periodic Table of Elements.
- concentration of dopants within the doped region 20 A may vary so long as it enhances the etch selectivity of the upper portion of the gate conductor 20 relative to the lower portion of the gate conductor 20 .
- the doped region 20 A has a dopant concentration of 1 ⁇ 10 12 atoms/cm 3 or greater, with a dopant concentration from 1 ⁇ 10 12 to 1 ⁇ 10 16 atoms/cm ⁇ 3 being more typical. It is again emphasized that the doped region 20 A is optional in the third embodiment of the present invention.
- a patterned photoresist 52 is formed on an upper surface of the gate hard mask 22 .
- the patterned photoresist 52 is formed as described above in respect to patterned photoresist 24 ; e.g., by deposition and lithography.
- patterned photoresist 52 has a post develop dimension that is larger than that targeted for the patterned (post etched) gate conductor 20 .
- the post developed patterned photoresist 52 has a dimension from 40 nm to 65 nm, whereas the target critical dimension for the patterned gate conductor, e.g., electrode, is from 15 nm to 25 nm.
- the gate hard mask 22 and the gate conductor 20 are patterned forming a patterned gate hard mask 22 ′ and a patterned gate conductor 20 ′ atop the semiconductor nanowires 18 that are surrounded by the gate dielectric 16 A and 16 B, note, the dimension of the patterned gate conductor 20 ′ is still larger than that targeted in the final patterned gate structure.
- the resultant structure that is formed is illustrated in FIGS. 14A-14B .
- the patterning of the gate hard mask 22 and the gate conductor 20 is performed by performing one or more etching steps.
- the one or more etching steps include any etching process that does not include oxygen and nitrogen as an etchant species. Included within the etching processes are dry etching (i.e., reactive ion etching, plasma etching, ion beam etching or laser ablation) and/or wet chemical etching. Typically, two etching steps are employed, the first of which transfers the pattern from the patterned photoresist to the underlying gate hard mask, and the second of which transfers the pattern from the now patterned gate hard mask to the underlying gate conductor. It is observed that etching in a completely oxygen and nitrogen-free ambient so impedes the formation of a passivation layer.
- the at least one patterned gate conductor 20 ′ has an effective gate length ranging from 40 nm to 65 nm, approximately 25 nm to 40 nm larger than a targeted dimension. Moreover, each patterned gate conductor 20 ′ within the structure is typically separated from its nearest identical neighbor by a distance from 70 nm to 80 nm.
- the patterned photoresist 52 can be removed immediately after transferring the pattern into the hard mask material or it can be removed after the pattern has been transferred to the underlying gate conductor.
- a conventional resist stripping process such as, for example, ashing, can be employed in removing the patterned photoresist from the structure. It is observed that after the aforementioned etching step, some of the gate conductor material remains beneath the semiconductor nanowires and the gate conductor critical dimension is still 25 nm to 40 nm larger than the 15 nm to 25 nm target.
- the remaining gate conductor material beneath the NWs may also be referred to herein as a residue or stringer 20 ′′.
- the stringers 20 ′′ are connected to the patterned gate conductor. If left within the structure, the stringers 20 ′′ can lead to electrical shorts between the NWs and the patterned gate conductor when contacts (e.g., source and drain contacts) are formed to the body of each NW. As such, the stringers 20 ′′ need to be removed before the contacts are made to the body of each NW.
- an isotropic etch process i.e., lateral etching
- the stringers 20 ′′ i.e., the gate material that forms under the nanowires during patterning of the gate conductor
- etching trimming
- This isotropic etch process is conducted on the same medium to high density plasma reactor as that used for the prior etching stages of the gate conductor, namely: inductively coupled, dual capacitively coupled, microwave, electron cyclotron resonance, helicon, or helical resonator.
- An example of specific inventive plasma conditions employed for the isotropic etch process in the invention includes, but is not limited to pressures greater than or equal to 30 mT, negligible or no substrate bias, source powers greater than or equal to 150 W (plasma density typically between 10 10 cm ⁇ 3 to 10 12 cm ⁇ 3 ), F-containing chemistries, respectively including SF 6 , CF 4 , XeF 2 or combinations thereof.
- a conventional wet chemical etching process can be employed to remove material from the exposed surface of the substrate.
- the gate dielectric is etched off the semiconductor nanowires (not shown) to expose the nanowire body in those regions where a source and drain are to be formed. Contacts are then made to the source, drain and gate utilizing techniques well known in the art to complete the device fabrication.
- the third embodiment of the invention as described above also provides a methodology for gate patterning of nano-channel devices which is performed without eroding the gate material around the nano-channels and patterning the gate conductor (electrode) to target dimension.
Abstract
Description
- The present invention generally relates to semiconductor integrated circuits (ICs), and more particularly to complementary metal oxide semiconductor (CMOS) n-type field effect transistors (nFETs) and p-type field effect transistors (pFETs) with nano-sized channel lengths in which various processes are utilized for patterning the gate of the CMOS devices that enable the removal of residue gate material beneath the nano-channel without compromising the integrity of the gate.
- Generally, semiconductor devices include a plurality of circuits that form an integrated circuit (IC) including semiconductor chips, thin film packages and printed circuit boards. ICs can be useful for computers and electronic equipment and can contain millions of transistors and other circuit elements that are fabricated on a single semiconductor (e.g., Si) crystal substrate.
- For complementary metal oxide semiconductor (CMOS) devices to be functional, the gates of each nFET and each pFET, which are typically comprised of polysilicon and a dielectric material having a dielectric constant greater than silicon dioxide (herein after “high k dielectric”), must be patterned without compromising the integrity of the gate material and the gate dielectric(s). For 15 nm node and beyond technologies, several device options are being contemplated, some of which entail the use of nano-channel devices to increase the carrier mobility and device performance, reduce the short channel effect, and to increase the scalability. The term “nano-channel” refers to a device whose channel diameter is on the order of about 50 nm or less.
- Nano-channel devices typically, but not necessarily always, include nanowires (NWs) made of a semiconductor material including, for example, Si, SiGe, a III-V compound semiconductor, or a carbon nanotube (CNT) for use in the active channel area. Such nano-channels could be patterned with a conventional “top down” lithographic patterning technique or from a “bottom up” process with NW or CNT deposition atop a semiconductor substrate, e.g., Si, SiGe, a silicon-on-insulator (SOI) or a silicon germanium-on-insulator (SGOI) followed by conventional gate patterning such as those outlined in U.S. application Ser. No. 11/760,992, filed Jun. 11, 2007 and U.S. Patent Application Publication No. 2008/0045011-A1, publication date Feb. 21, 2008 or other prior art methodologies.
- Irrespective of the employed methodology for fabricating the gate conductor, the use of a nano-channel material implies that conventional prior art plasma etching processes typically employed for patterning the latter will encounter some limitation during the etching process. This limitation entails difficulty in removing residue gate material that is beneath the nano-channel without compromising the integrity of the gate material as the isotropic etching process employed for removing the gate material will also etch some fraction of the gate conductor.
- In view of the above, there is a need for providing a method of fabricating a nano-channel semiconductor device in which the patterning of the gate of the semiconductor device removes residue gate material beneath the nano-channel without compromising the integrity of the gate.
- The present invention provides a semiconductor device, e.g., a CMOS device, comprised of a nano-channel wherein the gate of the semiconductor device is patterned by processes that ensure the complete removal of residue gate material beneath the nano-channel without compromising the integrity of the gate. In some embodiments of the invention, an etch process is utilized that facilitates the complete removal of residual gate material beneath the nano-channel while simultaneously and isotropically etching (i.e., trimming) the gate to its target dimension in a uniform fashion along the z-axis and thus not compromising the gate's integrity.
- The present invention also provides a semiconductor device, e.g., CMOS device, enabling higher speed circuits and ring oscillators.
- The present invention further provides a semiconductor device, e.g., CMOS device, in which a bias-free, fluorine or fluorine and chlorine-containing etch chemistry is employed to isotropically etch the residue gate material beneath the nano-channel selective to an employed sacrificial spacer and without compromising the gate integrity.
- The present invention also provides a semiconductor device, e.g., CMOS device, in which the thickness of the sacrificial spacer employed is equal to the diameter of the nano-channel.
- In one embodiment of the present invention, the aforementioned semiconductor devices are provided using a sacrificial spacer material comprised of a spin-on or chemically deposited SiN, SiON, SiO2, SiC, SiCN, SiCNH or SiCOH material (collectively referred to herein as a Si-containing material), the thickness of which is equivalent to the diameter of the nano-channel. The sacrificial spacer employed in the invention is deposited and etched after the gate has been etched, but without performing the last step of the etch process, namely the isotropic etch that ensures removal of residue gate material beneath the nano-channel.
- Once the spacer is in place, one may invoke the final stage of the gate etch process, namely an isotropic etch process capable of etching the residue gate material selective to the spacer and gate dielectric. Since the thickness of the spacer is equivalent to the diameter of the nano-channel, as the residue gate material beneath the latter is removed, a similar lateral etch process but in the orthogonal direction (parallel to the nano-channel and beneath both nano-channel and the spacer) occurs removing all residue gate material without compromising the integrity of the gate.
- Once the lateral etch rate of the gate material in the employed etch chemistry is known, one can employ this last stage of the gate etching process for a fixed time (given the dimensions of the nano-channel and spacer) to ensure all of the residue gate material is removed beneath the nano-channel without compromising the gate integrity. This isotropic etch process is conducted on the same medium to high density plasma reactor as that used for the prior etching stages of the gate conductor, namely: inductively coupled, dual capacitively coupled, microwave, electron cyclotron resonance, helicon, or helical resonator.
- An example of specific inventive plasma conditions employed for the isotropic etch process in the invention includes, but is not limited to pressures greater than or equal to 30 mT, negligible or no substrate bias, source powers greater than or equal to 150 W (plasma density typically between 1010 cm−3 to 1012 cm−3), F-containing or F and Cl-containing chemistries, respectively including SF6, CF4, CHF3, CH2F2, C2F6, C4F6, C4F8, C5F8, or combinations thereof and Cl2, BCl3, or combinations thereof, with SF6/CF4 and Cl2 chemistries being preferred. The spacer, which does not etch at an appreciable rate in an etch process employing the above conditions, thus serves as a buffer impeding removal of the residue gate material beneath the nano-channel in close proximity to the gate. At this stage, the sacrificial spacer is removed by prior art wet or dry chemistries to complete the gate patterning process.
- In another embodiment of the invention, the aforementioned semiconductor devices are provided utilizing a sidewall encapsulation and passivation process. The sidewall encapsulation and passivation process is employed in the invention after the gate has been etched, but without performing the last step of the etch process, namely the isotropic etch that ensures removal of residue gate material beneath the nano-channel.
- In this embodiment of the invention, sidewalls of at least a patterned gate conductor, which is located atop semiconductor nanowires that are surrounded by a gate dielectric, are subjected to a passivation process, such as a thermal oxidation or nitridation process, in which a thin (on the order of 5 nm or less) passivation layer is formed on the gate sidewalls. After gate sidewall passivation, a second application of a gate resist mask with a larger resist area thus encapsulating the gate and passivation layer is utilized to protect the patterned gate conductor including the passivated sidewalls. A two-step etching process is then performed. The first is a non-directional etch that removes the passivation layer that formed on the residue gate material that is located beneath the semiconductor nanowires. The second etch includes a selective and isotropic etching process as described above to remove the residue gate material that is present beneath the semiconductor nanowires and thereafter the second gate resist mask is stripped from the structure.
- In one aspect of the present invention and in general terms, the embodiments mentioned above which include the use of either a sacrificial spacer or an encapsulating/passivation layer include the steps of:
- providing at least one patterned gate conductor atop semiconductor nanowires that are surrounded by a gate dielectric, wherein residue gate material is present beneath the semiconductor nanowires;
forming a protective material, e.g., sacrificial spacer or sidewall encapsulation and passivation layer, on at least exposed sidewalls of said at least one patterned gate conductor; and
selectively removing the residue gate material that is present beneath the semiconductor nanowires utilizing an isotropic etching process. - In addition to the embodiments mentioned above which include the use of either a sacrificial spacer or an encapsulating/passivation layer, the present invention also provides a method in which the gate patterning of a nano-channel device is achieved without the need for utilizing either a sacrificial spacer or an encapsulating/passivation layer. This particular embodiment of the present invention provides a more efficient and cost efficient means for gate patterning of nano-channel devices as compared to prior art processes.
- In the embodiment of the invention not including a sacrificial layer or an encapsulating/passivation layer, an etch process is employed that facilitates the complete removal of residual gate material beneath the nano-channel while simultaneously and isotropically etching (i.e., trimming) the gate to its target dimension in a uniform fashion along the z-axis and thus not compromising the gate's integrity. Specifically, this embodiment of the present invention provides a semiconductor device, e.g., a CMOS device, in which oxygen and nitrogen-free chemistry is employed to etch the gate to its target depth followed by the above-mentioned fluorine-containing plasma etch.
- The absence of oxygen and nitrogen species during the gate etch impedes the formation of a passivating layer containing oxygen or nitrogen. Such a layer is typically non-uniform and, as such, during subsequent etching steps during which the gate material beneath the nano-channel is removed, the passivating layer is also removed in a non-uniform manner leading to differing lateral etch extents at various locations along the z-axis of the gate. This effect can be eliminated with oxygen and nitrogen-free etch chemistries as the gate is etched to its target critical dimension.
- At this stage of the etch process, an isotropic etch process is applied to removed the gate material beneath the nano-channel. Since there is no passivation layer protecting the gate, the gate itself is also etched simultaneously in a uniform manner along the z-axis. For this embodiment of the present invention, the initial gate dimension is larger than the target gate dimension such that the volume of gate material to be removed beneath the nano-channel is quasi-equivalent to the volume of gate material to be etched in the actual gate structure to achieve the target critical dimension of this electrode. The isotropic etch process in this embodiment of the invention is conducted on the same medium to high density plasma reactor as that used for the prior etching stages of the gate conductor, namely: inductively coupled, dual capacitively coupled, microwave, electron cyclotron resonance, helicon, or helical resonator.
- An example of specific inventive plasma conditions employed for the isotropic etch process of this embodiment of the invention includes, but is not limited to pressures greater than or equal to 30 mT, negligible or no substrate bias, source powers greater than or equal to 150 W (plasma density typically between 1010 cm−3 to 1012 cm−3), F-containing chemistries, respectively including SF6, CF4, XeF2, or combinations thereof.
- In one aspect of the present invention and in general terms, the embodiment of the invention including no sacrificial spacer and encapsulation/passivation layer includes:
- providing at least one patterned gate conductor of a first dimension atop semiconductor nanowires that are surrounded by a gate dielectric, wherein residue gate material is present beneath the semiconductor nanowires and said providing the at least one gate conductor includes etching in an oxygen and nitrogen-free ambient; and
selectively removing the residue gate material that is present beneath the semiconductor nanowires utilizing an isotropic etching process while simultaneously etching the at least one patterned gate conductor to a second dimension that is smaller than the first dimension in a uniform manner. - In some embodiments in which etching is performed without a sacrificial spacer and an encapsulation/passivation layer, an upper portion of the at least one patterned gate conductor is predoped prior to etching. Utilizing a predoped gate conductor enhances the removal of the upper portion of the gate conductor during the etching process.
- In another aspect of the invention, a semiconductor structure is provided that includes:
- a semiconductor substrate;
semiconductor nanowires located atop the semiconductor substrate and are surrounded by a gate dielectric; and
at least one patterned gate conductor located atop the semiconductor nanowires, wherein no residue gate material is present beneath the semiconductor nanowires and there is no consumption (below or above) of the at least one patterned gate conductor. -
FIG. 1A is a pictorial representation (through a cross sectional view) illustrating an initial structure that can be employed in a first embodiment of the invention, whileFIG. 1B is an orthogonal view through line A-A shown inFIG. 1A . -
FIG. 2A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 1A after gate etching and resist stripping, whileFIG. 2B is an orthogonal view through line A-A shown inFIG. 2A . -
FIG. 3A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 2A after sacrificial spacer formation, whileFIG. 3B is an orthogonal view through line A-A shown inFIG. 3A . -
FIG. 4A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 3A after isotropic etching to remove gate material from beneath semiconductor nanowires, whileFIG. 4B is an orthogonal view through line A-A shown inFIG. 4A . -
FIG. 5A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 4A after removing the sacrificial spacer from the structure, whileFIG. 5B is an orthogonal view through line A-A shown inFIG. 5A . -
FIG. 6A is a pictorial representation (through a cross sectional view) illustrating an initial structure that can be employed in a second embodiment of the invention, whileFIG. 6B is an orthogonal view through line A-A shown inFIG. 6A . -
FIG. 7A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 6A after gate etching and resist stripping, whileFIG. 7B is an orthogonal view through line A-A shown inFIG. 7A . -
FIG. 8A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 7A after gate sidewall passivation, whileFIG. 8B is an orthogonal view through line A-A shown inFIG. 8A . -
FIG. 9A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 8A after a second application of a gate resist mask, whileFIG. 9B is an orthogonal view through line A-A shown inFIG. 9A . -
FIG. 10A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 9A after lateral gate conductive trimming, whileFIG. 10B is an orthogonal view through line A-A shown inFIG. 10A . -
FIG. 11A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 10A after resist removal, whileFIG. 11B is an orthogonal view through line A-A shown inFIG. 11 . -
FIG. 12A is a pictorial representation (through a cross sectional view) illustrating an initial structure including an optionally predoped gate conductor that can be employed in a third embodiment of the invention, whileFIG. 12B is an orthogonal view through line A-A shown inFIG. 12A . -
FIG. 13A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 12A post lithography, whileFIG. 13B is an orthogonal view through line A-A shown inFIG. 13A . -
FIG. 14A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 13A after gate etching utilizing no oxygen and nitrogen species, e.g., after performing a breakthrough etch, whileFIG. 14B is an orthogonal view through line A-A shown inFIG. 14A . -
FIG. 15A is a pictorial representation (through a cross sectional view) illustrating the structure ofFIG. 14A after isotropic etching and performing a wet etch to clean the structure, whileFIG. 15B is an orthogonal view through line A-A shown inFIG. 15A . - The present invention, which provides methods of gate patterning nano-channel devices, will now be described in greater detail by referring to the following discussion and drawings that accompany the present application. It is noted that the drawings of the present application are provided for illustrative purposes only and, as such, the drawings are not drawn to scale.
- In the following description, numerous specific details are set forth, such as particular structures, components, materials, dimensions, processing steps and techniques, in order to provide a thorough understanding of the present invention. However, it will be appreciated by one of ordinary skill in the art that the invention may be practiced without these specific details. In other instances, well-known structures or processing steps have not been described in detail in order to avoid obscuring the invention.
- It will be understood that when an element as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- As indicated above, the present invention provides methods for patterning the gate of a nano-channel device that enable complete removal of residue gate material beneath the nano-channel without compromising the integrity of the gate. In one embodiment of the present invention, a sacrificial spacer process is employed to pattern the gate of a nano-channel device. This embodiment of the present invention is illustrated in
FIGS. 1A-5B . In another embodiment of the present invention, a gate sidewall encapsulation and passivation process is used in patterning the gate of a nano-channel device. This particular embodiment is shown inFIGS. 6A-11B . In yet a further embodiment of the present invention, an oxygen and nitrogen-free etching ambient is used to etch a gate conductor that does not include any sacrificial spacer and encapsulation/passivation layer. This particular embodiment of the present invention is shown inFIGS. 12A-15B . - Specifically, and in respect to the sacrificial spacer embodiment, the inventive process of this embodiment of the invention begins by providing the
initial structure 10 whose cross sectional view is shown inFIG. 1A ;FIG. 1B is an orthogonal view of the structure shown inFIG. 1A through A-A. Theinitial structure 10 includes asemiconductor substrate 12 having aninsulator layer 14 located on the surface thereof. Theinitial structure 10 shown inFIGS. 1A-1B further includessemiconductor nanowires 18. The semiconductor nanowires 18 are illustrated as a layer that is surrounded by a gate dielectric, depicted as alower gate dielectric 16A and an upper gate dielectric 16B. Agate conductor 20 and a gatehard mask 22 are located atop the upper gate dielectric 16B. Theinitial structure 10 shown inFIG. 1A further includes a patternedphotoresist 24 located atop a surface of the gatehard mask 22. - The
initial structure 10 shown inFIGS. 1A-1B is comprised of materials well known to those skilled in the art and conventional processes that are also well known to those skilled in the art can be employed in providing theinitial structure 10. - For example, the
semiconductor substrate 12 of theinitial structure 10 may be comprised of a semiconductor-on-insulator substrate that includes ahandle substrate 12A, a buried insulatinglayer 12B and asemiconductor layer 12C. The semiconductor-on-insulator substrate can be formed utilizing well known techniques including, for example, wafer bonding, lamination, or SIMOX (separation by ion implantation of oxygen). Thehandle substrate 12A and thesemiconductor layer 12C may be comprised of the same or different semiconductor materials. Examples of suitable semiconductor materials that can be employed as thehandle substrate 12A and thesemiconductor layer 12C include, but are not limited to Si, SiGe, SiC, SiGeC, Ge, GaAs, GaN, InAs, InP and other IIIN or II/VI compound semiconductors. The buried insulatinglayer 12B may be comprised of a crystalline or non-crystalline oxide, nitride, and/or oxynitride, with crystalline oxides being highly preferred. The various thicknesses oflayers handle substrate 12A may be from 200 microns to 600 microns, the thickness oflayer 12B may be from 100 nm to 180 nm, and the thickness oflayer 12C may be from 60 nm to 110 nm. - In some embodiments of the present invention,
semiconductor substrate 12 is a bulk semiconductor substrate (absent layers - After providing the
semiconductor substrate 12, aninsulator layer 14 is typically, but not necessarily always formed on the surface of thesubstrate 12. Theinsulator layer 14 may be comprised of a semiconductor oxide, a semiconductor nitride, a semiconductor oxynitride or a nitrided semiconductor oxide. In one embodiment of the invention, theinsulator layer 14 is a silicon oxide. The thickness of theinsulator layer 14 is typically from 0.5 nm to 1.5 nm, with a thickness from 0.8 nm to 1.2 nm being even more typical. The thickness of theinsulator layer 14, however, may be different after processing at higher temperatures, which are typically used during CMOS fabrication. - The
insulator layer 14 may be formed utilizing a conventional deposition technique well known to those skilled in the art including, but not limited to chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD) and atomic layer deposition (ALD). In some embodiments of the invention, theinsulator layer 14 may be formed by a thermal growth process including, but not limited to thermal oxidation and thermal nitridation. - Next,
semiconductor nanowires 18 that are surrounded by a gate dielectric, depicted as alower gate dielectric 16A and an upper gate dielectric 16B are formed utilizing conventional techniques well known to those skilled in the art. Specifically, and in one embodiment of the invention, the semiconductor nanowires (NWs) 18 can be made with conventional “top down” patterning methodologies including epitaxial growth of a semiconductor material, lithography to define NW dimensions followed by various types of plasma etching to define the NWs in the semiconductor material using specific masking layers. The NWs can be further “thinned” using oxidative thinning combined with removal of the oxide layer that forms using a wet etching process (such as etching in HF). In another embodiment of the invention, theNWs 18 can be made using a “bottom up” approach employing an appropriate metal catalyst (Au, Fe, Ti, Ga), precursors, and relevant dopants (e.g., Si, silane (SiH4), phosphine (PH3) and diborane (B2H6)) and processed/deposited using CVD, PECVD, laser ablation or an evaporation technique. - The gate dielectric that surrounds the
NWs 18 is formed by an atomic layer deposition process or other like deposition process. - The semiconductor nanowires 18 employed in the present invention may comprise a semiconductor material including those mentioned above for
handle substrate 12A andsemiconductor layer 12C. Typically, thesemiconductor nanowires 18 are comprised of a Si-containing semiconductor, with Si nanowires being highly preferred in some embodiments of the invention. The semiconductor nanowires 18 that are employed in the present invention have a length that is less than 350 tun, typically less than 100 nm. The diameter of the NWs ranges from 10 nm to 50 nm and after oxidative “thinning” less than or equal to 10 nm, preferably from 5 nm to 10 nm and are typically separated by a distance of 50 nm to 100 nm. - The gate dielectric that surrounds the semiconductor nanowires may comprise any dielectric material including, but not limited to silicon dioxide, silicon nitride and silicon oxynitride. In addition to these dielectric materials, the gate dielectric that surrounds the semiconductor nanowires may include a high k dielectric material (e.g., k greater than silicon dioxide) such as, for example, TiO2, Al2O3, HfO2, ZrO2, Ta2O5, La2O3 and other like metal oxides including perovskite type oxides. In addition to the above gate dielectric materials, the present invention also contemplates instances when TiN and TaN are used. The gate dielectric that surrounds the semiconductor nanowires has a total thickness from 1 nm to 20 nm, with a total thickness from 2 nm to 10 nm being even more typical.
- Next, a
gate conductor 20 is formed atop the gate dielectric utilizing a conventional deposition process including, but not limited to physical vapor deposition (PVD), CVD or evaporation. Thegate conductor 20 is comprised of any suitable conductive material including, but not limited Si-containing materials such as Si or SiGe alloy in single crystal, polycrystalline or amorphous form. Thegate conductor 20 may also be comprised of a conductive metal or a conductive metal alloy (TiN, TaN etc). Combinations of the aforementioned conductive materials are also contemplated in the present invention. In some embodiments of the invention, thegate conductor 20 is comprised of a Si-containing material, with polySi being highly preferred. - The thickness of the
gate conductor 20 may vary depending on the technique used to form the same and the material of the gate conductor. Typically, the thickness of thegate conductor 20 is from 50 nm to 200 nm, with a thickness from 30 nm to 100 nm being even more typical. - Next, a gate
hard mask 22 is formed atop thegate conductor 20 utilizing a conventional deposition process including, but not limited to CVD, PECVD, PVD and evaporation. The gatehard mask 22 is comprised of an oxide, nitride, oxynitride or a multilayered stack thereof. In one embodiment, the gatehard mask 22 is comprised of silicon dioxide. In another embodiment of the invention, the gatehard mask 22 is comprised of a multilayered stack comprising a lower silicon dioxide layer and an upper silicon nitride layer. - The thickness of the gate
hard mask 22 may vary depending on the technique used to form the same as well as the material of the hard mask itself. Typically, the gatehard mask 22 has a thickness from 15 nm to 100 nm, with a thickness from 20 nm to 50 nm being even more typical. - After forming the gate
hard mask 22 atop thegate conductor 20, a patternedphotoresist 24 having a gate pattern is formed atop the gatehard mask 22. The patternedphotoresist 24 is formed by first providing a blanket layer of photoresist material atop the gatehard mask 22 utilizing a conventional deposition process such as, for example, spin-on coating. Next, the blanket layer of photoresist material is exposed to a pattern of radiation and then the exposed photoresist material is developed utilizing a conventional developer well known to those skilled in the art. A conventional resist trimming process may also be used to thin the width of the patterned resist. - After providing the
initial structure 10 shown inFIGS. 1A-1B , the gatehard mask 22 and thegate conductor 20 are patterned forming a patterned gatehard mask 22′ and apatterned gate conductor 20′ atop thesemiconductor nanowires 18 that are surrounded by the gate dielectric. The patterning of the gatehard mask 22 and thegate conductor 20 is performed by utilizing one or more etching steps. The one or more etching steps include dry etching (i.e., reactive ion etching, plasma etching, ion beam etching or laser ablation) and/or wet chemical etching. Typically, two etching steps are employed, the first of which transfers the pattern from the patternedphotoresist 24 to the underlying gatehard mask 22, and the second of which transfers the pattern from the now patterned gatehard mask 22′ to theunderlying gate conductor 20. - The at least one patterned gate conductor has an effective gate length from 20 nm to 25 nm, which is maintained even after the final etching process. Moreover, each patterned gate conductor within the structure is typically separated from its nearest identical neighbor by a distance from 70 nm to 80 nm.
- The patterned
photoresist 24 can be removed immediately after transferring the pattern into the hard mask material or it can be removed after the pattern has been transferred to theunderlying gate conductor 20. A conventional resist stripping process such as, for example, ashing, can be employed in removing the patternedphotoresist 24 from the structure. The resultant structure that is formed after patterning of the gate hard mask and the gate conductor and removing the patterned photoresist is shown inFIGS. 2A-2B . It is observed that after the aforementioned etching step, some of the gate conductor material remains beneath thesemiconductor nanowires 18. The remaining gate conductor material is designated as 20″ inFIG. 2B . - The remaining
gate conductor material 20″ may also be referred to herein as a residue or stringer. Thestringers 20″ are connected to the patternedgate conductor 20′. If left within the structure, thestringers 20″ can lead to electrical shorts between theNWs 18 and the patternedgate conductor 20′ when contacts (e.g., source and drain contacts) are formed to the body of eachNW 18. As such, thestringers 20″ need to be removed before the contacts are made to the body of eachNW 18. - At this point of the inventive process, an ion implantation process is typically performed to change the etch rate of the stringers. 20″. It is noted that the etch rate of the
stringers 20″ that are implanted with ions is substantially higher than that of the same material without being implanted. For example, the etch rate of ion implanted poly-silicon could be four times higher than that of a non-implanted poly-silicon. The ion-energy employed in the ion implantation step is chosen such that the ions are implanted at a depth roughly equal half of thestringers 20″ thickness. Since thestringers 20″ thickness is typically small (e.g., a few nanometers), the ions mostly change the property of thestringers 20″, but do not affect the patternedgate conductor 20′ properties since the ions end up being stopped by the patterned gatehard mask 22′. The ion used could be dopants such as boron (for p-type) or phosphorus (for n-type) in the example of poly-silicon gate conductor. Alternatively, neutral ions such as silicon can also be implanted. - Next, and as shown in
FIGS. 3A-3B , asacrificial spacer 26 is formed of the sidewalls of at least thepatterned gate conductor 20′. In some embodiments, thesacrificial spacer 26 can also be formed on the sidewalls of the patterned gatehard mask 22′. - The
sacrificial spacer 26 is formed by a spin-on deposition process or by a chemical deposition process, followed by etching. Thesacrificial spacer 26 is comprised of SiN, SiON, SiO2, SiCN, SiCNH or SiCOH material. The thickness of thesacrificial spacer 26 is equivalent to the diameter of the nano-channel, i.e., the diameter of an individual nanowire. The etching used in this step of the present invention includes a dry etching process or a chemical wet etch process. It is however noted that this etching process is not sufficiently isotropic and as such it does not remove thestringers 20″ that are located beneath theNWs 18. - Next, an isotropic etch process (i.e., lateral etching) that is capable of etching the
stringers 20″ (i.e., the gate material that forms under the nanowires during patterning of the gate conductor) selective to thesacrificial spacer 26 and gate dielectric is employed to provide the structure illustrated inFIGS. 4A-4B . Since the thickness of thesacrificial spacer 26 is equivalent to the diameter of the nano-channel, as thestringers 20″ beneath the later is removed, a similar lateral etch process but in the orthogonal direction (parallel to the nano-channel and beneath both nano-channel and the spacer) occurs removing all residue gate material without compromising the integrity of the gate. - Once the lateral etch rate of the gate material in the employed etch chemistry is known, one can employ this last stage of the gate etching process for a fixed time (given the dimensions of the nano-channel and spacer) to ensure all of the residue gate material is removed beneath the nano-channel without compromising the gate integrity. This isotropic etch process is conducted on the same medium to high density plasma reactor as that used for the prior etching stages of the gate conductor, namely: inductively coupled, dual capacitively coupled, microwave, electron cyclotron resonance, helicon, or helical resonator.
- An example of specific inventive plasma conditions employed for the isotropic etch process in the invention includes, but is not limited to pressures greater than or equal to 30 mT, negligible or no substrate bias, source powers greater than or equal to 150 W (plasma density typically between 1010 cm−3 to 1012 cm−3), F-containing or F and containing chemistries, respectively including SF6, CF4, CHF3, CH2F2, C2F6, C4F6, C4F8, C3F8, or combinations thereof and Cl2, BCl3, or combinations thereof, with SF6/CF4 and O2 chemistries being preferred. The
sacrificial spacer 26, which does not etch at an appreciable rate in an etch process employing the above conditions, thus serves as a buffer impeding removal of the residue gate material (e.g.,stringer 20″) beneath the nano-channel in close proximity to the gate. -
FIGS. 5A-5B illustrates the structure after thesacrificial spacer 26 is removed by conventional wet or dry etch chemistries to complete the gate patterning process. - The gate dielectric is etched off the semiconductor nanowires 18 (not shown) to expose the nanowire body in those regions where a source and drain are to be formed. Contacts are then made to the source, drain and gate utilizing techniques well known in the art to complete the device fabrication.
- It is observed that the inventive method described above provides one embodiment for gate patterning of nano-channel devices which is performed without eroding the gate material around the nano-channels.
- Reference is now made to
FIGS. 6A-11B which illustrate a second embodiment for gate patterning of nano-channel devices. The second embodiment of the present invention utilizes a gate sidewall encapsulation and passivation process instead of the sacrificial spacer. The second embodiment of the invention includes providing theinitial structure 10′ shown inFIGS. 6A-6B . It is noted that theinitial structure 10′ shown inFIGS. 6A-6B is identical to theinitial structure 10 shown inFIGS. 1A-1B . As such, the above description concerning the elements, reference numerals and, processing steps used in providing theinitial structure 10 shown inFIGS. 1A-1B are applicable here for providing theinitial structure 10′ shown inFIGS. 6A-6B . -
FIGS. 7A-7B show the structure that is formed after patterning the gatehard mask 22 and thegate conductor 20. It is observed that the gate patterning used here inFIGS. 7A-7B is identical to that used in providing the structure shown inFIGS. 2A-2B . It is further observed thatstringers 20″ remain under theNWs 18 after this gate patterning step and following the same an ion implantation process, as described above, can be used to change the etch rate of thestringers 20″. -
FIGS. 8A-8B illustrate the structure that is formed after performing a gate sidewall passivation process. The passivation layer that forms on the gate sidewalls is designated byreference numeral 23 in the drawings. The material of the passivation layer is dependent on the material of the gate conductor. For example, and when the gate conductor is comprised of polySi, then the passivation layer can comprise silicon dioxide or silicon nitride. The passivation layer that is formed typically has a thickness from 1 nm to 10 nm, with a thickness from 2 nm to 5 nm being even more typical. One method of forming the passivation layer is by exposing the patternedgate conductor 20′ to an oxygen or nitrogen plasma at a temperature in the range between 200° C. and 300° C. Other techniques such as a thermal nitridation process which can form a passivation layer on the sidewalls of the gate conductor can also be employed in the present invention. It is observed that apassivation layer 23′ also forms on thestringers 20″ that are located beneath theNWs 18. - Next, a second gate mask 30 (the first being the patterned
photoresist 24 used in forming theinitial structure 10′) is formed on the structure to provide the structure shown inFIGS. 9A-9B . As is illustrated, thesecond gate mask 30 is aligned to the patternedgate conductor 20′ so that thesecond gate mask 30 overlaps the patternedgate conductor 20′. Thesecond gate mask 30 also covers, e.g., encapsulates, the passivated sidewalls of the patternedgate conductor 20′. It is observed that thesecond gate mask 30 is aligned to the patternedgate conductor 20′, but is not self-aligned. - Referring to
FIGS. 10A-10B , a two-step RIE process is used to remove thestringer 20″. The first etch step consists of a non-selective directional etch that removes thepassivation layer 23′ from thestringers 20″. This step is sometime referred to as a breakthrough etch.Passivation layer 23 is not removed from the sidewalls of patternedgate conductor 20′ since it is covered by thesecond gate mask 30. When the patternedgate conductor 20′ sidewalls are vertical thepassivation layer 23 would not be etched off the sidewalls even in the absent of the secondgate pattern mask 30 due to this etching step being very directional. - The second step consists of a selective and isotropic etch that attacks the
stingers 20″ but does not etch thepassivation layer 23 or thesecond gate mask 30. As an example when poly-silicon is used as a gate conductor material, SF6 based chemistry with negligible bias power can be used to etch poly-silicon selectively with respect to a passivation layer of oxide. In addition to SF6 based chemistry, the second embodiment also can use the various etch chemistries as described above for the first embodiment of the invention. To obtain an isotropic etch, low bias and high gas pressure, as mentioned above in regard to the first embodiment, are typically employed. Due to the selectivity of the process with respect to the passivation layer and second gate mask 30 a large over etch of thestringers 20″ can be practiced without the danger of attacking the patternedgate conductor 20′. The etch rate ofstringers 20″ is enhanced due to the previously performed ion-implantation. At the contact point between thestringers 20″ and the patternedgate conductor 20′ the lateral etching rate into the patterned gate conductor is slow since the bottom portion of the patternedgate conductor 20′ is not implanted with ions. - Referring to
FIGS. 11A-11B , thesecond gate mask 30 is stripped utilizing conventional techniques well known in the art including, for example, by oxygen plasma. - The gate dielectric is etched off the semiconductor nanowires 18 (not shown) to expose the nanowire body in those regions where a source and drain are to be formed. Contacts are then made to the source, drain and gate utilizing techniques well known in the art to complete the device fabrication.
- It is observed that the inventive method represented by the second embodiment of this invention is also capable of gate patterning of nano-channel devices without eroding the gate material around the nano-channels.
- Reference is now made to
FIGS. 12A-15B which illustrate a third embodiment for gate patterning of nano-channel devices. The third embodiment of the present invention does not utilize a sacrificial spacer, as in the first embodiment, or a gate sidewall encapsulation and passivation process as used in the second embodiment. Instead, the third embodiment of the present invention utilizes an etch process that is free of oxygen and nitrogen to etch the gate conductor to a targeted depth, followed by a fluorine-based etch chemistry to etch residual gate material beneath the nano-channel while simultaneously and isotropically etching (i.e., trimming) the gate material to a final target dimension. In the third embodiment of the invention, the initial gate dimension is selected to be larger than the final target dimension. - The third embodiment of the invention includes providing the
initial structure 50 shown inFIGS. 12A-12B . It is noted that theinitial structure 50 shown inFIGS. 12A-12B is essentially the same as theinitial structure 10 shown inFIGS. 1A-1B except that patternedphotoresist 24 is not yet present. Also, in theinitial structure 50 shown inFIGS. 12A-12B , an upper portion of thegate conductor 20 has been doped with either an n-type impurity dopant or a p-type impurity dopant. The upper doped region of thegate conductor 20 is labeled as 20A in the drawings. AlthoughFIG. 12A illustrates an embodiment in which predoping of thegate conductor 20 occurs, the third embodiment can also be practiced in instances in which thegate conductor 20 is not predoped. As such, predoping of theconductor 20 represents an optional step of the third embodiment of the present invention. The remaining elements shown inFIGS. 12A-12B which are the same as that shown inFIG. 1A-1B have like reference numerals. As such, the above description concerning the like elements is applicable here for providing theinitial structure 50 shown inFIGS. 12A-12B . - As mentioned in the proceeding paragraph, the
gate conductor 20 may or may contain an optionaldoped region 20A located within an upper portion of thegate conductor 20. When present, the optional doped region is formed utilizing a doping process including, for example, gas phase doping, ion implantation, outdiffusion from an external doping layer and combinations thereof. In one embodiment, ion implantation is utilized in forming the dopedregion 20A within an upper portion of thegate conductor 20. The term “upper portion” of the gate conductor denotes a depth, as measured from an upper surface of thegate conductor 20, of from 10 nm to 50 nm, more typically within a range from 5 nm to 25 nm from an upper surface of thegate conductor 20. As mentioned above, the dopedregion 20A may include n-type impurity dopants such as an ion from Group VA of the Periodic Table of Elements, or p-type impurity dopants such as an ion from Group IIIA of the Periodic Table of Elements. The concentration of dopants within the dopedregion 20A may vary so long as it enhances the etch selectivity of the upper portion of thegate conductor 20 relative to the lower portion of thegate conductor 20. Typically, and by way of an example, the dopedregion 20A has a dopant concentration of 1×1012 atoms/cm3 or greater, with a dopant concentration from 1×1012 to 1×1016 atoms/cm−3 being more typical. It is again emphasized that the dopedregion 20A is optional in the third embodiment of the present invention. - Next, and as illustrated in
FIGS. 13A-13B , a patternedphotoresist 52 is formed on an upper surface of the gatehard mask 22. The patternedphotoresist 52 is formed as described above in respect to patternedphotoresist 24; e.g., by deposition and lithography. Unlike patternedphotoresist 24, patternedphotoresist 52 has a post develop dimension that is larger than that targeted for the patterned (post etched)gate conductor 20. Typically, the post developed patternedphotoresist 52 has a dimension from 40 nm to 65 nm, whereas the target critical dimension for the patterned gate conductor, e.g., electrode, is from 15 nm to 25 nm. - After providing the structure shown in
FIGS. 13A-13B , the gatehard mask 22 and thegate conductor 20 are patterned forming a patterned gatehard mask 22′ and apatterned gate conductor 20′ atop thesemiconductor nanowires 18 that are surrounded by thegate dielectric gate conductor 20′ is still larger than that targeted in the final patterned gate structure. The resultant structure that is formed is illustrated inFIGS. 14A-14B . - The patterning of the gate
hard mask 22 and thegate conductor 20 is performed by performing one or more etching steps. The one or more etching steps include any etching process that does not include oxygen and nitrogen as an etchant species. Included within the etching processes are dry etching (i.e., reactive ion etching, plasma etching, ion beam etching or laser ablation) and/or wet chemical etching. Typically, two etching steps are employed, the first of which transfers the pattern from the patterned photoresist to the underlying gate hard mask, and the second of which transfers the pattern from the now patterned gate hard mask to the underlying gate conductor. It is observed that etching in a completely oxygen and nitrogen-free ambient so impedes the formation of a passivation layer. - At this stage, the at least one
patterned gate conductor 20′ has an effective gate length ranging from 40 nm to 65 nm, approximately 25 nm to 40 nm larger than a targeted dimension. Moreover, eachpatterned gate conductor 20′ within the structure is typically separated from its nearest identical neighbor by a distance from 70 nm to 80 nm. - The patterned
photoresist 52 can be removed immediately after transferring the pattern into the hard mask material or it can be removed after the pattern has been transferred to the underlying gate conductor. A conventional resist stripping process such as, for example, ashing, can be employed in removing the patterned photoresist from the structure. It is observed that after the aforementioned etching step, some of the gate conductor material remains beneath the semiconductor nanowires and the gate conductor critical dimension is still 25 nm to 40 nm larger than the 15 nm to 25 nm target. - The remaining gate conductor material beneath the NWs may also be referred to herein as a residue or
stringer 20″. Thestringers 20″ are connected to the patterned gate conductor. If left within the structure, thestringers 20″ can lead to electrical shorts between the NWs and the patterned gate conductor when contacts (e.g., source and drain contacts) are formed to the body of each NW. As such, thestringers 20″ need to be removed before the contacts are made to the body of each NW. - Next, as shown in
FIGS. 15A-15B , an isotropic etch process (i.e., lateral etching) that is capable of etching thestringers 20″ (i.e., the gate material that forms under the nanowires during patterning of the gate conductor) while simultaneously etching (trimming) the gate conductor in a uniform manner along the z-axis is employed. Since the volume of gate material beneath the NW is quasi-equivalent to that located in the gate conductor to be removed to achieve the target dimension (15 nm to 25 nm), knowing the etch rate of this material facilitates a timed etch process in which the above two materials are removed simultaneously to achieve the target structure inFIGS. 15A-15B . - This isotropic etch process is conducted on the same medium to high density plasma reactor as that used for the prior etching stages of the gate conductor, namely: inductively coupled, dual capacitively coupled, microwave, electron cyclotron resonance, helicon, or helical resonator.
- An example of specific inventive plasma conditions employed for the isotropic etch process in the invention includes, but is not limited to pressures greater than or equal to 30 mT, negligible or no substrate bias, source powers greater than or equal to 150 W (plasma density typically between 1010 cm−3 to 1012 cm−3), F-containing chemistries, respectively including SF6, CF4, XeF2 or combinations thereof.
- Following the isotropic etching process, a conventional wet chemical etching process can be employed to remove material from the exposed surface of the substrate.
- The gate dielectric is etched off the semiconductor nanowires (not shown) to expose the nanowire body in those regions where a source and drain are to be formed. Contacts are then made to the source, drain and gate utilizing techniques well known in the art to complete the device fabrication.
- It is observed that the third embodiment of the invention as described above also provides a methodology for gate patterning of nano-channel devices which is performed without eroding the gate material around the nano-channels and patterning the gate conductor (electrode) to target dimension.
- While the present invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/417,954 US7816275B1 (en) | 2009-04-03 | 2009-04-03 | Gate patterning of nano-channel devices |
US12/886,139 US8445948B2 (en) | 2009-04-03 | 2010-09-20 | Gate patterning of nano-channel devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/417,954 US7816275B1 (en) | 2009-04-03 | 2009-04-03 | Gate patterning of nano-channel devices |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/886,139 Division US8445948B2 (en) | 2009-04-03 | 2010-09-20 | Gate patterning of nano-channel devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100252810A1 true US20100252810A1 (en) | 2010-10-07 |
US7816275B1 US7816275B1 (en) | 2010-10-19 |
Family
ID=42825442
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/417,954 Active US7816275B1 (en) | 2009-04-03 | 2009-04-03 | Gate patterning of nano-channel devices |
US12/886,139 Expired - Fee Related US8445948B2 (en) | 2009-04-03 | 2010-09-20 | Gate patterning of nano-channel devices |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/886,139 Expired - Fee Related US8445948B2 (en) | 2009-04-03 | 2010-09-20 | Gate patterning of nano-channel devices |
Country Status (1)
Country | Link |
---|---|
US (2) | US7816275B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120061641A1 (en) * | 2010-09-14 | 2012-03-15 | Han Kyu Seong | Group iii nitride nanorod light emitting device and method of manufacturing thereof |
US20120187459A1 (en) * | 2011-01-20 | 2012-07-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including an epitaxy region |
US20120298949A1 (en) * | 2010-06-22 | 2012-11-29 | International Business Machines Corporation | Graphene/Nanostructure FET with Self-Aligned Contact and Gate |
US20150140734A1 (en) * | 2011-10-24 | 2015-05-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US20150276666A1 (en) * | 2012-11-01 | 2015-10-01 | Shanghai Ic R&D Center Co., Ltd. | Silicon nanowire bio-chip structure and manufacturing method thereof |
US20160064512A1 (en) * | 2011-12-19 | 2016-03-03 | Intel Corporation | Group iii-n nanowire transistors |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8483620B2 (en) * | 2008-02-07 | 2013-07-09 | Qualcomm Incorporated | Asynchronous interference management |
US9094986B2 (en) * | 2008-02-07 | 2015-07-28 | Qualcomm, Incorporated | Synchronous and asynchronous interference management |
US20090203320A1 (en) * | 2008-02-07 | 2009-08-13 | Qualcomm Incorporated | Asynchronous interference management based on timeslot overlap |
KR101539669B1 (en) * | 2008-12-16 | 2015-07-27 | 삼성전자주식회사 | Method of forming core-shell type structure and method of manufacturing transistor using the same |
US7884004B2 (en) * | 2009-02-04 | 2011-02-08 | International Business Machines Corporation | Maskless process for suspending and thinning nanowires |
CN102110648B (en) * | 2009-12-24 | 2013-05-01 | 中国科学院微电子研究所 | Method for preparing bulk silicon gate-all-around metal oxide semiconductor field effect transistors |
US9117843B2 (en) | 2011-09-14 | 2015-08-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Device with engineered epitaxial region and methods of making same |
US8901621B1 (en) | 2013-06-18 | 2014-12-02 | International Business Machines Corporation | Nanochannel process and structure for bio-detection |
US9515181B2 (en) * | 2014-08-06 | 2016-12-06 | Qualcomm Incorporated | Semiconductor device with self-aligned back side features |
US20200273992A1 (en) * | 2019-02-22 | 2020-08-27 | Tokyo Electron Limited | Method for gate stack formation and etching |
US11381242B2 (en) * | 2020-10-05 | 2022-07-05 | Imec Vzw | 3D integrated circuit |
US11804522B2 (en) | 2021-12-15 | 2023-10-31 | International Business Machines Corporation | Sidewall epitaxy encapsulation for nanosheet I/O device |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6709929B2 (en) * | 2001-06-25 | 2004-03-23 | North Carolina State University | Methods of forming nano-scale electronic and optoelectronic devices using non-photolithographically defined nano-channel templates |
US20050230356A1 (en) * | 2002-04-02 | 2005-10-20 | Nanosys, Inc. | Methods of making, positioning and orienting nanostructures, nanostructure arrays and nanostructure devices |
US20070228491A1 (en) * | 2006-04-04 | 2007-10-04 | Micron Technology, Inc. | Tunneling transistor with sublithographic channel |
US20070232007A1 (en) * | 2006-04-04 | 2007-10-04 | Micron Technology, Inc. | Nanowire transistor with surrounding gate |
US20080045011A1 (en) * | 2006-08-18 | 2008-02-21 | International Business Machines Corporation | Trilayer resist scheme for gate etching applications |
US20080248642A1 (en) * | 2007-04-04 | 2008-10-09 | Sharp Laboratories Of America, Inc. | Nanowire transistor and method for forming same |
US20100038627A1 (en) * | 2008-08-15 | 2010-02-18 | Texas Instruments Incorporated | Method for fabricating carbon nanotube transistors on a silicon or soi substrate |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7087920B1 (en) * | 2005-01-21 | 2006-08-08 | Hewlett-Packard Development Company, L.P. | Nanowire, circuit incorporating nanowire, and methods of selecting conductance of the nanowire and configuring the circuit |
KR101127132B1 (en) * | 2005-05-13 | 2012-03-21 | 삼성전자주식회사 | Si nanowire substrate and fabrication method of the same, and fabrication method of thin film transistor using the same |
JP2010503981A (en) * | 2006-09-19 | 2010-02-04 | クナノ アーベー | Nanoscale field-effect transistor structure |
US7790560B2 (en) * | 2007-03-12 | 2010-09-07 | Board Of Regents Of The Nevada System Of Higher Education | Construction of flash memory chips and circuits from ordered nanoparticles |
KR101377597B1 (en) * | 2007-03-21 | 2014-03-27 | 삼성디스플레이 주식회사 | Transistor and method of manufacturing the same |
US7923310B2 (en) * | 2007-07-17 | 2011-04-12 | Sharp Laboratories Of America, Inc. | Core-shell-shell nanowire transistor and fabrication method |
-
2009
- 2009-04-03 US US12/417,954 patent/US7816275B1/en active Active
-
2010
- 2010-09-20 US US12/886,139 patent/US8445948B2/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6709929B2 (en) * | 2001-06-25 | 2004-03-23 | North Carolina State University | Methods of forming nano-scale electronic and optoelectronic devices using non-photolithographically defined nano-channel templates |
US20050230356A1 (en) * | 2002-04-02 | 2005-10-20 | Nanosys, Inc. | Methods of making, positioning and orienting nanostructures, nanostructure arrays and nanostructure devices |
US20070228491A1 (en) * | 2006-04-04 | 2007-10-04 | Micron Technology, Inc. | Tunneling transistor with sublithographic channel |
US20070232007A1 (en) * | 2006-04-04 | 2007-10-04 | Micron Technology, Inc. | Nanowire transistor with surrounding gate |
US20080045011A1 (en) * | 2006-08-18 | 2008-02-21 | International Business Machines Corporation | Trilayer resist scheme for gate etching applications |
US20080248642A1 (en) * | 2007-04-04 | 2008-10-09 | Sharp Laboratories Of America, Inc. | Nanowire transistor and method for forming same |
US20100038627A1 (en) * | 2008-08-15 | 2010-02-18 | Texas Instruments Incorporated | Method for fabricating carbon nanotube transistors on a silicon or soi substrate |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120298949A1 (en) * | 2010-06-22 | 2012-11-29 | International Business Machines Corporation | Graphene/Nanostructure FET with Self-Aligned Contact and Gate |
US9368599B2 (en) | 2010-06-22 | 2016-06-14 | International Business Machines Corporation | Graphene/nanostructure FET with self-aligned contact and gate |
US9024294B2 (en) | 2010-09-14 | 2015-05-05 | Samsung Electronics Co., Ltd. | Group III nitride nanorod light emitting device |
US8735867B2 (en) * | 2010-09-14 | 2014-05-27 | Samsung Electronics Co., Ltd. | Group III nitride nanorod light emitting device |
US20120061641A1 (en) * | 2010-09-14 | 2012-03-15 | Han Kyu Seong | Group iii nitride nanorod light emitting device and method of manufacturing thereof |
US9595477B2 (en) * | 2011-01-20 | 2017-03-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including an epitaxy region |
US11955547B2 (en) | 2011-01-20 | 2024-04-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including an epitaxy region |
US10164093B2 (en) | 2011-01-20 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including an epitaxy region |
US20120187459A1 (en) * | 2011-01-20 | 2012-07-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including an epitaxy region |
CN102623317A (en) * | 2011-01-20 | 2012-08-01 | 台湾积体电路制造股份有限公司 | Semiconductor device including an epitaxy region |
US20150140734A1 (en) * | 2011-10-24 | 2015-05-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
CN107275223A (en) * | 2011-10-24 | 2017-10-20 | 株式会社半导体能源研究所 | Semiconductor device |
US9741866B2 (en) * | 2011-10-24 | 2017-08-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9397188B2 (en) * | 2011-12-19 | 2016-07-19 | Intel Corporation | Group III-N nanowire transistors |
US9691857B2 (en) * | 2011-12-19 | 2017-06-27 | Intel Corporation | Group III-N nanowire transistors |
US20160315153A1 (en) * | 2011-12-19 | 2016-10-27 | Intel Corporation | Group iii-n nanowire transistors |
US20160064512A1 (en) * | 2011-12-19 | 2016-03-03 | Intel Corporation | Group iii-n nanowire transistors |
US10541305B2 (en) | 2011-12-19 | 2020-01-21 | Intel Corporation | Group III-N nanowire transistors |
US9362108B2 (en) * | 2012-11-01 | 2016-06-07 | Shanghai Ic R&D Center Co., Ltd | Silicon nanowire bio-chip structure |
US20150276666A1 (en) * | 2012-11-01 | 2015-10-01 | Shanghai Ic R&D Center Co., Ltd. | Silicon nanowire bio-chip structure and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
US7816275B1 (en) | 2010-10-19 |
US20110006367A1 (en) | 2011-01-13 |
US8445948B2 (en) | 2013-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7816275B1 (en) | Gate patterning of nano-channel devices | |
US10396214B2 (en) | Method of fabricating electrostatically enhanced fins and stacked nanowire field effect transistors | |
US9735160B2 (en) | Method of co-integration of strained silicon and strained germanium in semiconductor devices including fin structures | |
US8722472B2 (en) | Hybrid CMOS nanowire mesh device and FINFET device | |
US8617956B2 (en) | Method and structure for forming high-K/metal gate extremely thin semiconductor on insulator device | |
US9385231B2 (en) | Device structure with increased contact area and reduced gate capacitance | |
US8685823B2 (en) | Nanowire field effect transistor device | |
US9514937B2 (en) | Tapered nanowire structure with reduced off current | |
US20080173942A1 (en) | STRUCTURE AND METHOD OF MANUFACTURING A STRAINED FinFET WITH STRESSED SILICIDE | |
US7319258B2 (en) | Semiconductor-on-insulator chip with<100>-oriented transistors | |
US10211225B2 (en) | FinFET devices wit multiple channel lengths | |
US9543302B2 (en) | Forming IV fins and III-V fins on insulator | |
US11575003B2 (en) | Creation of stress in the channel of a nanosheet transistor | |
JP5719381B2 (en) | Low parasitic capacitance body contact transistor | |
US9892910B2 (en) | Method and structure for forming a dense array of single crystalline semiconductor nanocrystals | |
US8278165B2 (en) | Methods for protecting film layers while removing hardmasks during fabrication of semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FULLER, NICHOLAS C.M.;BANGSARUNTIP, SARUNYA;COHEN, GUY;AND OTHERS;REEL/FRAME:022503/0928 Effective date: 20090304 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |