US20100253383A1 - Circuit topology for multiple loads - Google Patents
Circuit topology for multiple loads Download PDFInfo
- Publication number
- US20100253383A1 US20100253383A1 US12/425,394 US42539409A US2010253383A1 US 20100253383 A1 US20100253383 A1 US 20100253383A1 US 42539409 A US42539409 A US 42539409A US 2010253383 A1 US2010253383 A1 US 2010253383A1
- Authority
- US
- United States
- Prior art keywords
- loads
- circuit topology
- driving terminal
- transmitting lines
- driving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/0246—Termination of transmission lines
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/04—Assemblies of printed circuits
- H05K2201/044—Details of backplane or midplane for mounting orthogonal PCBs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09727—Varying width along a single conductor; Conductors or pads having different widths
Definitions
- the present disclosure relates to circuit topologies, and particularly to a circuit topology for multiple loads on a motherboard.
- PCB printed circuit board
- a related-art circuit topology 80 of a system includes a driving terminal 10 coupled to six loads 20 , 30 , 40 , 50 , 60 , and 70 , such as integrated circuits (ICs), via corresponding transmission lines 11 , 12 , 13 , 14 , 15 , and 16 .
- the six loads 20 , 30 , 40 , 50 , 60 , and 70 are connected in parallel with the driving terminal 10 .
- a driving signal from the driving terminal 10 is divided into six transmitting paths to the six loads 20 , 30 , 40 , 50 , 60 , and 70 respectively.
- the driving signal may generate some noise signals on the transmission lines 11 , 12 , 13 , 14 , 15 , and 16 , which may make a voltage of the system overshoot or undershoot a standard range, and may even generate a non-monotonic phenomenon.
- FIG. 4 a graph illustrating signal waveforms respectively obtained at the six loads 20 , 30 , 40 , 50 , 60 , and 70 using the circuit topology 80 of FIG. 3 is shown.
- Some signal waveforms have non-monotonic phenomenon between 90 ns to 100 ns.
- the range of the actual system voltage is between ⁇ 0.8V to 4V, over the standard voltage range 0V to 3.3V, which may reduce signal integrity and may damage the loads 20 , 30 , 40 , 50 , 60 , and 70 .
- FIG. 1 is a block diagram of an exemplary embodiment of a circuit topology for multiple loads.
- FIG. 2 is a comparative graph showing signal waveforms obtained at each signal receiving terminal using the circuit topology of FIG. 1 .
- FIG. 3 is a block diagram of a related-art circuit topology for multiple loads.
- FIG. 4 is a comparative graph showing signal waveforms obtained at each signal receiving terminal using the circuit topology of FIG. 3 .
- an exemplary embodiment of a circuit topology 90 includes a driving terminal 100 , six loads 200 - 700 , two resistors RS 1 and RS 2 , and six transmitting lines 110 - 160 .
- the six loads 200 , 300 , 400 , 500 , 600 , and 700 are connected to the driving terminal 100 in parallel. In other embodiments, the number of the loads and the transmitting lines can be adjusted according to requirements.
- widths of the transmitting lines 110 and 160 are both greater than widths of the other transmitting lines 120 , 130 , 140 , 150 .
- two transmitting lines 110 and 160 which are nearest and farthest from the driving terminal 100 , are both greater than the other transmitting lines 120 , 130 , 140 , 150 . Because the widths of the transmitting lines 110 and 160 are increased, impedances of the transmitting lines 110 and 160 are less than impedances of the other transmitting lines 120 , 130 , 140 , 150 , therefore noise signals generated by the driving signal on the transmission lines 110 , 120 , 130 , 140 , 150 , and 160 will be weaker, which can increase signal integrity of the circuit topology 90 .
- the resistor RS 1 is connected between the loads 300 and 400
- the resistor RS 2 is connected between the loads 400 and 500 .
- the resistors RS 1 and RS 2 can reduce non-monotonic phenomenon generated by the loads 300 and 400 .
- Resistances of the resistors RS 1 and RS 2 can both be 47 ⁇ in one embodiment, but it may be understood that the resistance value of the loads may depend on factors, such as resistance of the loads 200 - 700 and length of the transmitting lines 110 - 160 , for example.
- a resistor can be connected between every two adjacent loads to reduce non-monotonic phenomenon generated by an anterior load of the two adjacent loads.
- the loads 200 and 700 may be the most important loads in the loads 200 - 700 such as function chips, namely the nearest and farthest loads 200 and 700 from the driving terminal 100 are the most important loads.
- One or more of the other loads 300 - 600 may be less important loads such as detecting elements or connection pins. Because noise signals generated by the driving signal on the nearest and farthest loads 200 and 700 are weaker than other loads 300 - 600 , setting the most important loads on the nearest and farthest location from the driving terminal 100 can increase signal integrity.
- the six loads 200 - 700 are the same, the six loads 200 - 700 can be set in any order.
- FIG. 2 a graph illustrating signal waveforms respectively obtained at the six loads 200 , 300 , 400 , 500 , 600 , and 700 using the circuit topology 90 of FIG. 1 is shown.
- the range of the actual system voltage is about between 0V to 3.3V, which is under the standard voltage range 0V to 3.3V, therefore the circuit topology 90 is very stable.
Abstract
Description
- 1. Technical Field
- The present disclosure relates to circuit topologies, and particularly to a circuit topology for multiple loads on a motherboard.
- 2. Description of Related Art
- With the increasing speeds of integrated circuits (ICs), signal integrity is becoming one of the most pressing problems. Many factors, such as the parameters of the electrical elements of a printed circuit board (PCB) and the layout of the PCB, can affect the signal integrity, or lead to instability of the system, possibly even causing a system including the PCB to breakdown. Thus, preserving signal integrity has become a key point in the design of a PCB.
- Referring to
FIG. 3 , a related-art circuit topology 80 of a system includes adriving terminal 10 coupled to sixloads corresponding transmission lines loads driving terminal 10. In thiscircuit topology 80, a driving signal from thedriving terminal 10 is divided into six transmitting paths to the sixloads transmission lines transmission lines - Referring to
FIG. 4 , a graph illustrating signal waveforms respectively obtained at the sixloads circuit topology 80 ofFIG. 3 is shown. Some signal waveforms have non-monotonic phenomenon between 90 ns to 100 ns. The range of the actual system voltage is between −0.8V to 4V, over the standard voltage range 0V to 3.3V, which may reduce signal integrity and may damage theloads -
FIG. 1 is a block diagram of an exemplary embodiment of a circuit topology for multiple loads. -
FIG. 2 is a comparative graph showing signal waveforms obtained at each signal receiving terminal using the circuit topology ofFIG. 1 . -
FIG. 3 is a block diagram of a related-art circuit topology for multiple loads. -
FIG. 4 is a comparative graph showing signal waveforms obtained at each signal receiving terminal using the circuit topology ofFIG. 3 . - Referring to
FIG. 1 , an exemplary embodiment of acircuit topology 90 includes adriving terminal 100, six loads 200-700, two resistors RS1 and RS2, and six transmitting lines 110-160. The sixloads driving terminal 100 in parallel. In other embodiments, the number of the loads and the transmitting lines can be adjusted according to requirements. - In one embodiment, widths of the transmitting
lines lines lines driving terminal 100, are both greater than the other transmittinglines lines lines lines transmission lines circuit topology 90. - In one embodiment, the resistor RS1 is connected between the
loads loads loads - In one embodiment, the
loads farthest loads driving terminal 100 are the most important loads. One or more of the other loads 300-600 may be less important loads such as detecting elements or connection pins. Because noise signals generated by the driving signal on the nearest andfarthest loads driving terminal 100 can increase signal integrity. In other embodiments, if the six loads 200-700 are the same, the six loads 200-700 can be set in any order. - Referring to
FIG. 2 , a graph illustrating signal waveforms respectively obtained at the sixloads circuit topology 90 ofFIG. 1 is shown. There are substantially no non-monotonic phenomenon in the process of the driving signal being transmitted. The range of the actual system voltage is about between 0V to 3.3V, which is under the standard voltage range 0V to 3.3V, therefore thecircuit topology 90 is very stable. - It is to be understood, however, that even though numerous characteristics and advantages of the present disclosure have been set forth in the foregoing description, together with details of the structure and function of the disclosure, the disclosure is illustrative only, and changes may be made in detail, especially in matters of shape, size, and arrangement of parts within the principles of the disclosure to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.
Claims (5)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200910301343.0 | 2009-04-03 | ||
CN2009103013430A CN101853825B (en) | 2009-04-03 | 2009-04-03 | Multi-load topology framework |
Publications (2)
Publication Number | Publication Date |
---|---|
US7808338B1 US7808338B1 (en) | 2010-10-05 |
US20100253383A1 true US20100253383A1 (en) | 2010-10-07 |
Family
ID=42797768
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/425,394 Active US7808338B1 (en) | 2009-04-03 | 2009-04-17 | Circuit topology for multiple loads |
Country Status (2)
Country | Link |
---|---|
US (1) | US7808338B1 (en) |
CN (1) | CN101853825B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102957411A (en) * | 2011-08-25 | 2013-03-06 | 鸿富锦精密工业(深圳)有限公司 | Multi-load topological hardware framework |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5638402A (en) * | 1993-09-27 | 1997-06-10 | Hitachi, Ltd. | Fast data transfer bus |
US6493394B2 (en) * | 1996-10-09 | 2002-12-10 | Fujitsu Limited | Signal transmission system for transmitting signals between lsi chips, receiver circuit for use in the signal transmission system, and semiconductor memory device applying the signal transmission system |
US6686763B1 (en) * | 2002-05-16 | 2004-02-03 | Pericam Semiconductor Corp. | Near-zero propagation-delay active-terminator using transmission gate |
US6927992B1 (en) * | 2003-05-12 | 2005-08-09 | Pericom Semiconductor Corp. | Trace-impedance matching at junctions of multi-load signal traces to eliminate termination |
US7068064B1 (en) * | 2003-05-12 | 2006-06-27 | Pericom Semiconductor Corp. | Memory module with dynamic termination using bus switches timed by memory clock and chip select |
US7126437B2 (en) * | 2002-06-05 | 2006-10-24 | Intel Corporation | Bus signaling through electromagnetic couplers having different coupling strengths at different locations |
US7573353B2 (en) * | 2007-12-06 | 2009-08-11 | Hon Hai Precision Industry Co., Ltd. | Circuit topology for multiple loads |
US7649429B2 (en) * | 2002-06-05 | 2010-01-19 | Intel Corporation | Controlling coupling strength in electromagnetic bus coupling |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5638042A (en) * | 1995-10-25 | 1997-06-10 | Mccoy; Charles B. | Magnetic apparatus for extending the life of blade cuttng edges |
CN100518436C (en) * | 2005-08-05 | 2009-07-22 | 鸿富锦精密工业(深圳)有限公司 | Cabling configuration for transmission line in high-speed printed circuit board |
-
2009
- 2009-04-03 CN CN2009103013430A patent/CN101853825B/en not_active Expired - Fee Related
- 2009-04-17 US US12/425,394 patent/US7808338B1/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5638402A (en) * | 1993-09-27 | 1997-06-10 | Hitachi, Ltd. | Fast data transfer bus |
US6493394B2 (en) * | 1996-10-09 | 2002-12-10 | Fujitsu Limited | Signal transmission system for transmitting signals between lsi chips, receiver circuit for use in the signal transmission system, and semiconductor memory device applying the signal transmission system |
US6686763B1 (en) * | 2002-05-16 | 2004-02-03 | Pericam Semiconductor Corp. | Near-zero propagation-delay active-terminator using transmission gate |
US7126437B2 (en) * | 2002-06-05 | 2006-10-24 | Intel Corporation | Bus signaling through electromagnetic couplers having different coupling strengths at different locations |
US7649429B2 (en) * | 2002-06-05 | 2010-01-19 | Intel Corporation | Controlling coupling strength in electromagnetic bus coupling |
US6927992B1 (en) * | 2003-05-12 | 2005-08-09 | Pericom Semiconductor Corp. | Trace-impedance matching at junctions of multi-load signal traces to eliminate termination |
US6947304B1 (en) * | 2003-05-12 | 2005-09-20 | Pericon Semiconductor Corp. | DDR memory modules with input buffers driving split traces with trace-impedance matching at trace junctions |
US7068064B1 (en) * | 2003-05-12 | 2006-06-27 | Pericom Semiconductor Corp. | Memory module with dynamic termination using bus switches timed by memory clock and chip select |
US7573353B2 (en) * | 2007-12-06 | 2009-08-11 | Hon Hai Precision Industry Co., Ltd. | Circuit topology for multiple loads |
Also Published As
Publication number | Publication date |
---|---|
CN101853825B (en) | 2012-01-25 |
CN101853825A (en) | 2010-10-06 |
US7808338B1 (en) | 2010-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8344821B2 (en) | Differential transmission line printed circuit board layout based on eye diagram parameters | |
US8336203B2 (en) | Printed circuit board and layout method thereof | |
US9013204B2 (en) | Test system and test method for PCBA | |
JP6140989B2 (en) | Multilayer substrate, circuit board, information processing device, sensor device, and communication device | |
US9286255B2 (en) | Motherboard | |
US7573353B2 (en) | Circuit topology for multiple loads | |
KR100923825B1 (en) | Memory module and memory system suitable for high speed operation | |
US20080278280A1 (en) | Termination Compensation for Differential Signals on Glass | |
US7746195B2 (en) | Circuit topology for multiple loads | |
US8238115B2 (en) | Computer motherboard | |
US7808338B1 (en) | Circuit topology for multiple loads | |
US7764509B2 (en) | Method and apparatus for interfacing components | |
US20080116994A1 (en) | Circuit topology for multiple loads | |
US8253031B2 (en) | Printed circuit board | |
CN104039075A (en) | Pcb circuit | |
US7944705B2 (en) | Compatible circuit for integrated circuits and layout method for the same | |
US8604351B2 (en) | Printed circuit board with circuit topology | |
US7438483B2 (en) | Bus system with optical fibers and electronic device having same | |
US20100012365A1 (en) | Printed circuit board | |
CN101166401B (en) | Method and system for placing multiple loads in high-speed system | |
US20130049461A1 (en) | Circuit topology of printed circuit board | |
US8456457B2 (en) | Printed circuit board | |
CN101146399B (en) | Circuit board | |
US9069913B2 (en) | Circuit topology for multiple loads | |
TWI755908B (en) | Separate printed circuit board assembly |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HON HAI PRECISION INDUSTRY CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SU, HSIAO-YUN;LAI, YING-TSO;HSU, SHOU-KUO;REEL/FRAME:022558/0036 Effective date: 20090216 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CLOUD NETWORK TECHNOLOGY SINGAPORE PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HON HAI PRECISION INDUSTRY CO., LTD.;REEL/FRAME:045281/0269 Effective date: 20180112 Owner name: CLOUD NETWORK TECHNOLOGY SINGAPORE PTE. LTD., SING Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HON HAI PRECISION INDUSTRY CO., LTD.;REEL/FRAME:045281/0269 Effective date: 20180112 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |