US20110042780A1 - Methods of manufacturing semiconductor structures and semiconductor structures obtained by such methods - Google Patents

Methods of manufacturing semiconductor structures and semiconductor structures obtained by such methods Download PDF

Info

Publication number
US20110042780A1
US20110042780A1 US12/989,532 US98953209A US2011042780A1 US 20110042780 A1 US20110042780 A1 US 20110042780A1 US 98953209 A US98953209 A US 98953209A US 2011042780 A1 US2011042780 A1 US 2011042780A1
Authority
US
United States
Prior art keywords
semi
superficial layer
conducting
insulating layer
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/989,532
Inventor
Bich-Yen Nguyen
Carlos Mazure
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to US12/989,532 priority Critical patent/US20110042780A1/en
Assigned to S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES reassignment S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NGUYEN, BICH-YEN, MAZURE, CARLOS
Publication of US20110042780A1 publication Critical patent/US20110042780A1/en
Assigned to SOITEC reassignment SOITEC CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76256Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN

Definitions

  • the present invention relates to methods of manufacturing semiconductor devices in a substrate comprising a semi-conducting superficial layer arranged on an insulating layer, both of which are arranged on a partially exposed semi-conducting bulk region.
  • the present invention also relates to substrates manufactured by such methods.
  • Microelectronic devices are typically manufactured on either bulk semi-conductor substrates or on SOI substrates (Silicon on Insulator). It has also been proposed to use composite (or patterned) substrates comprising bulk areas and SOI areas. See, e.g., U.S. Pat. No. 6,955,971.
  • the fabrication of such patterned substrates is generally difficult because it requires formation of local areas of a buried oxide next to bulk areas.
  • wafer bonding methods such local oxide areas can be formed either on the top wafer or the base wafer, and can give rise to so-called “dishing” problems.
  • SIMOX type methods Separation by Implanted Oxygen
  • such local oxide areas are commonly formed in the original wafer, but the differential thermal expansion of silicon oxides versus silicon gives rise to stress, etc.
  • the invention provides fabrication methods for patterned substrates having satisfactory crystalline quality, and the substrates fabricated by the provided methods.
  • methods of the invention include providing a substrate comprising a semi-conducting support, a continuous insulating layer arranged on the support and a semi-conducting superficial layer arranged on the insulating layer; transforming the superficial layer and the insulating layer in at least one selected region of the substrate so as to form an exposed semi-conducting bulk region of the substrate; then forming electronic devices in or on the exposed semi-conducting bulk region of the substrate and in or on the superficial layer.
  • Substrates (or semiconductor structures) of the invention include a substrate comprising a semi-conducting support, an insulating layer disposed on a first face of the semi-conducting support and a semi-conducting superficial layer disposed on the insulating layer, wherein the first face of the semi-conducting support comprises an exposed semi-conducting bulk region.
  • FIGS. 1 to 3 illustrate embodiments of the methods and substrates of the invention
  • FIGS. 4 and 5 illustrate further embodiments of the methods and substrates of the invention
  • FIG. 6 illustrates another embodiment of a substrate of the invention
  • FIG. 7 illustrates another embodiment of a substrate the invention
  • FIGS. 8 to 11 illustrate embodiments of lithography steps of the invention.
  • FIG. 12 illustrates an embodiment of an etching step of the invention
  • FIG. 13 illustrates an embodiment of an implantation step of the invention.
  • FIG. 1 illustrates an exemplary substrate useful for fabricating the invention.
  • the illustrated SOI substrate (silicon on insulator) comprises semi-conducting bulk support 1 , continuous insulating layer 2 arranged on support 1 , and semi-conducting superficial layer 3 arranged on insulating layer 2 .
  • Insulating layer 2 has a thickness preferably less than 25 nm (nano-meter), and more preferably between 2 nm and 25 nm.
  • Superficial layer 3 has a thickness preferably between 5 nm and 50 nm, and more preferably between 12 nm and 20 nm for planar full depletion SOI transistors, or between 20 nm and 50 nm for vertical multiple gate transistors.
  • FIG. 2 illustrates preferred embodiments of the substrates and methods of the invention.
  • the illustrated substrate comprises semi-conducting support 1 , insulating layer 2 disposed on a region of first face 16 of semi-conducting support 1 , and semi-conducting superficial layer 3 disposed on insulating layer 2 .
  • Another region of the first face 16 of semi-conducting support 1 includes exposed semi-conducting bulk region 12 .
  • Methods of these embodiments comprise providing a substrate of FIG. 1 , and then transforming the substrate to form exposed semi-conducting bulk region 12 of the substrate.
  • the word “transformed” is used herein to refer to the result of a process applied to one or more layers of a semiconductor structure, e.g., to the removal of the “transformed layers”.
  • here superficial layer 3 and insulating layer 2 are transformed by removal in selected region 4 of the substrate so as to form exposed semi-conducting bulk region 12 of support 1 .
  • These layers can be removed e.g. by an etching process that halts at support 1 , and during which region 5 complementary to selected region 4 can be protected by a mask.
  • FIG. 3 then illustrates that electronic devices 6 can be formed in (or on) exposed semi-conducting bulk region 12 and in (or on) superficial layer 3 of the substrate of FIG. 2 .
  • the devices can be formed in the course of a single device forming process (a single sequence of steps), that is the devices are formed “at the same time” or “simultaneously” because their formation shares common steps.
  • a single lithographic exposure can be performed for the devices in both regions, if the height offset between the surface of exposed semi-conducting bulk region 12 of the substrate and the surface of superficial layer 3 is less than the depth of focus of a lithography exposure (made by an image forming apparatus) corresponding to a predetermined image resolution.
  • the images formed on exposed semi-conducting bulk region 12 and the images formed on superficial layer 3 have, at least, the predetermined image resolution and are suitable for forming the devices.
  • Support 1 and semi-conducting superficial layer 3 can comprise the same semi-conducting material, or different semi-conducting materials, or the same or different semi-conducting materials with different crystalline orientations.
  • Electronic devices 6 formed respectively in exposed semi-conducting bulk region 12 of the substrate and in superficial layer 3 can be thus formed in different materials.
  • the preferable semi-conducting materials for support 1 and superficial layer 3 are e.g. silicon, germanium, silicon-germanium, or III-V-type semi-conducting materials such as InP, GaN, or GaAs, optionally in a strained state.
  • germanium could be chosen for PMOS transistors, and III-V-type semi-conducting materials for NMOS transistors, whereas silicon can be used for input-output-circuits and analog circuits.
  • FIG. 4 illustrates further preferred embodiments of the substrates and methods of the invention.
  • the step of transforming superficial layer 3 and insulating layer 2 of a substrate of FIG. 1 comprises in situ dissolution of insulating layer 2 in at least selected region 4 of the substrate forming resulting layer 7 .
  • Resulting layer 7 has exposed semi-conducting region 12 that is contiguous with, or in electrical communication with, semi-conducting bulk support 1 .
  • insulating layer 2 preferably comprises silicon oxide, dissolution of the oxide layer causes oxygen to diffuse from insulating layer 2 , and due to the loss of oxygen in the insulation layer, resulting layer 7 is thinner than initial stack of layers 2 and 3 .
  • FIG. 5 illustrates that electronic devices 6 can be formed in (or on) exposed semi-conducting surface region 12 and in (or on) superficial layer 3 of the substrate of FIG. 4 .
  • the height offset between the surface of exposed semi-conducting bulk region 12 of the substrate and surface of superficial layer 3 is preferably less than the depth of focus of a lithography exposure corresponding to a predetermined image resolution.
  • the devices can then be formed simultaneously, that is during the course of a single device forming process in which a single lithographic exposure is performed for devices in exposed semi-conducting surface region 12 and in superficial layer 3 .
  • FIG. 6 illustrates another exemplary substrate useful for fabricating the invention.
  • support 1 comprises epitaxial layer 14 on the surface of the support and with a density of crystalline defects of size greater than approximately 10 nm of preferably less than approximately 10 3 /cm 3 .
  • epitaxial surface layer 14 may be used for burying defects in the lower part of support 1 , that may then have a density of crystalline defects of a size greater than approximately 10 nm of more than 10 3 /cm 3 or more than 10 5 /cm 3 .
  • Epitaxial surface layer 14 preferably has a thickness of, e.g., 0.1 micron or more.
  • FIG. 7 illustrates further preferred embodiments of the substrates and methods of the invention.
  • the substrate comprises additional insulating layer 10 disposed on additional selected region 15 of superficial layer 3 and additional semi-conducting superficial layer 11 disposed on additional insulating layer 10 .
  • a substrate with additional insulating layer 10 and additional semi-conducting superficial layer 11 is preferably manufactured by a SmartCutTM. Then the following four layers are then removed in selected region 4 of the substrate: additional insulating layer 10 , additional semi-conducting superficial layer 11 , superficial layer 3 and insulating layer 2 . In region 5 only additional insulating layer 10 and additional semi-conducting superficial layer 11 are removed. No layers are removed from additional selected region 15 so that electronic devices can be formed therein.
  • devices 6 can be formed by processes comprising a lithographic step or steps typically followed by an etching step or steps and/or an implantation step or steps.
  • electronic devices 6 can then formed in (or on) exposed semi-conducting bulk region 12 of the substrate (region 4 ), and/or in (or on) superficial layer 3 b (region 5 ), and/or in (or on) additional superficial layer 11 (region 15 ).
  • the devices can be formed simultaneously, as is preferred, or sequentially.
  • FIG. 8 illustrates a preferred lithography step according to the methods of the invention. Radiation, arrows 13 , emanates from image forming apparatus 8 and impinges simultaneously on selected portions of exposed semi-conducting bulk region 12 of the substrate and on selected portions of superficial layer 3 .
  • Height offset 9 the distance between the surface of exposed semi-conducting bulk region 12 of the substrate and the surface of superficial layer 3 , is preferably less than the depth of focus of a lithography exposure corresponding to a predetermined image resolution made by image forming apparatus 8 along an axis Z. Therefore, a single lithography exposure can be sufficiently focused to at least the predetermined image resolution simultaneously on both exposed semi-conducting bulk region 12 of the substrate and on superficial layer 3 . Accordingly, for formation of electronic devices in (or on) both of these regions, it is possible and advantageous either to carry out a single lithographic exposure or to carry out simultaneously two lithographic exposures. The depth of focus depends on the image forming apparatus used and on the resolution required by the process applied.
  • Height offset 9 is preferably less than the depth of focus of the selected lithography tool while taking into account the required image resolution for forming the smallest pattern. Specifically, height offset 9 is preferably less than 100 nm, or more preferably less than 50 nm. Indeed, when a higher precision is needed for small structures, e.g., for short gate lengths, the depth of focus is preferably also small and the height offset should thus preferably be no larger than the depth of focus. When a lower precision is suitable, a height offset of less than 100 nm might be sufficient.
  • FIG. 2 illustrates an embodiment in which the height offset corresponds to the combined thicknesses of superficial layer 3 and insulating layer 2 .
  • the combined thickness of both layers is 45 nm or less which is smaller than a preferred depth of focus of 50 nm, which is typical for current lithography techniques.
  • FIG. 4 illustrates an embodiment in which the height offset corresponds to the difference between the combined thicknesses of superficial layer 3 and insulating layer 2 and the thickness of layer 7 .
  • FIG. 7 illustrates an embodiment in which a first height offset corresponds to the combined thicknesses of layers 2 and 3 , and a second height offset corresponds to the combined thicknesses of layers 10 and 11 ; either one of both of these heights offsets, or the sum of both height offsets can be less than depth of focus of the selected lithography tool while taking into account the required image resolution for forming the smallest pattern.
  • FIG. 9 illustrates another preferred lithography step according to the methods of the invention.
  • different types of electronic devices can be formed in exposed semi-conducting bulk region 12 and in superficial layer 3 (and also in additional superficial layer 11 ).
  • the resolution required might be higher for one type of devices (e.g., devices formed on or in superficial layer 3 ) than for another type of devices (e.g., devices formed on or in bulk region 3 ).
  • smaller depth of focus 19 a is suitable for the higher image resolution required for the devices in or on layer 3
  • larger depth of focus 19 b is suitable for the lower image resolution sufficient for devices in or on semi-conducting bulk region 12 .
  • the lithography image on semi-conducting bulk region 12 is within its relevant depth of focus, depth of focus 19 b at the same time as the lithography image on superficial layer 3 is within its relevant depth of focus, depth of focus 19 a.
  • memory devices can be formed in superficial layer 3 (and possibly in additional superficial layer 11 in FIG. 7 ), and logic devices can be formed in semi-conducting bulk region 12 , or conversely.
  • Memory devices are typically smaller than logic devices and require higher lithographic image resolution than logic devices.
  • the centre of focus of the lithography image forming apparatus is then preferably adjusted to the level where the smallest devices requiring the highest image resolution are to be formed, e.g. to superficial layer 3 .
  • This approach is not limited to the particular stacks of layers 1 , 2 , 3 and can also be implemented with any other substrates having several different levels, and in which electronic devices should be formed. This is for instance the case with a bulk substrate having two or more different surface levels.
  • FIGS. 10 and 11 illustrate such an embodiment.
  • FIG. 10 illustrates a first lithography step performed for exposed semi-conducting bulk region 12 .
  • FIG. 11 illustrates a second lithography step performed for superficial layer 3 (see FIG. 11 ).
  • formation of electronic devices typically further comprises one or more etching steps and/or one or more implantation steps.
  • the etching steps as shown by arrow 17 in FIG. 12 , are carried out simultaneously for both exposed semi-conducting bulk region 12 and superficial layer 3 .
  • the implantation steps as shown by arrow 18 in FIG. 13 , are also carried out simultaneously for both exposed semi-conducting bulk region 12 and superficial layer 3 .
  • the etching and/or implantation steps are preferably carried out simultaneously in embodiments where insulating layer 2 has a thickness less than 25 nm (more preferably between 2 nm and 25 nm, and even more preferably between 5 nm and 15 nm), and where superficial layer 3 has a thickness preferably less than 50 nm (more preferably between 5 nm and 50 nm, and even more preferably between 10 nm and 40 nm).
  • Prior lithography steps are preferably also carried out simultaneously when the above mentioned of depth of focus conditions are satisfied.
  • distinct etching and/or distinct implantation steps can be carried out for exposed bulk region 12 and for superficial layer 3 .
  • the lithography, etching, and/or implantation can be carried out in any combination of separate and distinct or simultaneous steps for exposed semi-conducting bulk region 12 and superficial layer 3 .

Abstract

In preferred embodiments, this invention provides a semiconductor structure that has a semi-conducting support, an insulating layer arranged on a portion of the support and a semi-conducting superficial layer arranged on the insulating layer. Electronic devices can be formed in the superficial layer and also in the exposed portion of the semi-conducting bulk region of the substrate not covered by the insulating layer. The invention also provides methods of fabricating such semiconductor structures which, starting from a substrate that includes a semi-conducting superficial layer arranged on a continuous insulating layer both of which being arranged on a semi-conducting support, by transforming at least one selected region of a substrate so as to form an exposed semi-conducting bulk region of the substrate.

Description

    FIELD OF THE INVENTION
  • The present invention relates to methods of manufacturing semiconductor devices in a substrate comprising a semi-conducting superficial layer arranged on an insulating layer, both of which are arranged on a partially exposed semi-conducting bulk region. The present invention also relates to substrates manufactured by such methods.
  • BACKGROUND OF THE INVENTION
  • Microelectronic devices are typically manufactured on either bulk semi-conductor substrates or on SOI substrates (Silicon on Insulator). It has also been proposed to use composite (or patterned) substrates comprising bulk areas and SOI areas. See, e.g., U.S. Pat. No. 6,955,971. The fabrication of such patterned substrates is generally difficult because it requires formation of local areas of a buried oxide next to bulk areas. In the case of wafer bonding methods, such local oxide areas can be formed either on the top wafer or the base wafer, and can give rise to so-called “dishing” problems. In the case of a SIMOX type methods (Separation by Implanted Oxygen), such local oxide areas are commonly formed in the original wafer, but the differential thermal expansion of silicon oxides versus silicon gives rise to stress, etc.
  • SUMMARY OF THE INVENTION
  • The invention provides fabrication methods for patterned substrates having satisfactory crystalline quality, and the substrates fabricated by the provided methods.
  • In preferred embodiments, methods of the invention include providing a substrate comprising a semi-conducting support, a continuous insulating layer arranged on the support and a semi-conducting superficial layer arranged on the insulating layer; transforming the superficial layer and the insulating layer in at least one selected region of the substrate so as to form an exposed semi-conducting bulk region of the substrate; then forming electronic devices in or on the exposed semi-conducting bulk region of the substrate and in or on the superficial layer.
  • Substrates (or semiconductor structures) of the invention include a substrate comprising a semi-conducting support, an insulating layer disposed on a first face of the semi-conducting support and a semi-conducting superficial layer disposed on the insulating layer, wherein the first face of the semi-conducting support comprises an exposed semi-conducting bulk region.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Other features and advantages of the invention will become apparent from the following description and the appended drawings:
  • FIGS. 1 to 3 illustrate embodiments of the methods and substrates of the invention;
  • FIGS. 4 and 5 illustrate further embodiments of the methods and substrates of the invention;
  • FIG. 6 illustrates another embodiment of a substrate of the invention;
  • FIG. 7 illustrates another embodiment of a substrate the invention;
  • FIGS. 8 to 11 illustrate embodiments of lithography steps of the invention; and
  • FIG. 12 illustrates an embodiment of an etching step of the invention; and
  • FIG. 13 illustrates an embodiment of an implantation step of the invention.
  • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • The preferred embodiments and particular examples described herein should be seen as examples of the scope of the invention, but not as limiting the present invention. The scope of the present invention should be determined with reference to the claims.
  • FIG. 1 illustrates an exemplary substrate useful for fabricating the invention. Here, the illustrated SOI substrate (silicon on insulator) comprises semi-conducting bulk support 1, continuous insulating layer 2 arranged on support 1, and semi-conducting superficial layer 3 arranged on insulating layer 2. Insulating layer 2 has a thickness preferably less than 25 nm (nano-meter), and more preferably between 2 nm and 25 nm. Superficial layer 3 has a thickness preferably between 5 nm and 50 nm, and more preferably between 12 nm and 20 nm for planar full depletion SOI transistors, or between 20 nm and 50 nm for vertical multiple gate transistors.
  • FIG. 2 illustrates preferred embodiments of the substrates and methods of the invention. Here, the illustrated substrate (semi-conductor structure) comprises semi-conducting support 1, insulating layer 2 disposed on a region of first face 16 of semi-conducting support 1, and semi-conducting superficial layer 3 disposed on insulating layer 2. Another region of the first face 16 of semi-conducting support 1 includes exposed semi-conducting bulk region 12.
  • Methods of these embodiments comprise providing a substrate of FIG. 1, and then transforming the substrate to form exposed semi-conducting bulk region 12 of the substrate. The word “transformed” is used herein to refer to the result of a process applied to one or more layers of a semiconductor structure, e.g., to the removal of the “transformed layers”. In particular, here superficial layer 3 and insulating layer 2 are transformed by removal in selected region 4 of the substrate so as to form exposed semi-conducting bulk region 12 of support 1. These layers can be removed e.g. by an etching process that halts at support 1, and during which region 5 complementary to selected region 4 can be protected by a mask.
  • FIG. 3 then illustrates that electronic devices 6 can be formed in (or on) exposed semi-conducting bulk region 12 and in (or on) superficial layer 3 of the substrate of FIG. 2. Advantageously, the devices can be formed in the course of a single device forming process (a single sequence of steps), that is the devices are formed “at the same time” or “simultaneously” because their formation shares common steps. For example, only a single lithographic exposure can be performed for the devices in both regions, if the height offset between the surface of exposed semi-conducting bulk region 12 of the substrate and the surface of superficial layer 3 is less than the depth of focus of a lithography exposure (made by an image forming apparatus) corresponding to a predetermined image resolution. In that case, the images formed on exposed semi-conducting bulk region 12 and the images formed on superficial layer 3 have, at least, the predetermined image resolution and are suitable for forming the devices.
  • Support 1 and semi-conducting superficial layer 3 can comprise the same semi-conducting material, or different semi-conducting materials, or the same or different semi-conducting materials with different crystalline orientations. Electronic devices 6 formed respectively in exposed semi-conducting bulk region 12 of the substrate and in superficial layer 3 can be thus formed in different materials. The preferable semi-conducting materials for support 1 and superficial layer 3 are e.g. silicon, germanium, silicon-germanium, or III-V-type semi-conducting materials such as InP, GaN, or GaAs, optionally in a strained state. For instance, germanium could be chosen for PMOS transistors, and III-V-type semi-conducting materials for NMOS transistors, whereas silicon can be used for input-output-circuits and analog circuits.
  • FIG. 4 illustrates further preferred embodiments of the substrates and methods of the invention. Here, the step of transforming superficial layer 3 and insulating layer 2 of a substrate of FIG. 1 comprises in situ dissolution of insulating layer 2 in at least selected region 4 of the substrate forming resulting layer 7. Resulting layer 7 has exposed semi-conducting region 12 that is contiguous with, or in electrical communication with, semi-conducting bulk support 1. In this embodiment, insulating layer 2 preferably comprises silicon oxide, dissolution of the oxide layer causes oxygen to diffuse from insulating layer 2, and due to the loss of oxygen in the insulation layer, resulting layer 7 is thinner than initial stack of layers 2 and 3.
  • FIG. 5 illustrates that electronic devices 6 can be formed in (or on) exposed semi-conducting surface region 12 and in (or on) superficial layer 3 of the substrate of FIG. 4. As in the previous embodiment, the height offset between the surface of exposed semi-conducting bulk region 12 of the substrate and surface of superficial layer 3 is preferably less than the depth of focus of a lithography exposure corresponding to a predetermined image resolution. Then, the devices can then be formed simultaneously, that is during the course of a single device forming process in which a single lithographic exposure is performed for devices in exposed semi-conducting surface region 12 and in superficial layer 3.
  • FIG. 6 illustrates another exemplary substrate useful for fabricating the invention. Here, support 1 comprises epitaxial layer 14 on the surface of the support and with a density of crystalline defects of size greater than approximately 10 nm of preferably less than approximately 103/cm3. In particular, epitaxial surface layer 14 may be used for burying defects in the lower part of support 1, that may then have a density of crystalline defects of a size greater than approximately 10 nm of more than 103/cm3 or more than 105/cm3. Epitaxial surface layer 14 preferably has a thickness of, e.g., 0.1 micron or more.
  • FIG. 7 illustrates further preferred embodiments of the substrates and methods of the invention. Here, the substrate comprises additional insulating layer 10 disposed on additional selected region 15 of superficial layer 3 and additional semi-conducting superficial layer 11 disposed on additional insulating layer 10.
  • A substrate with additional insulating layer 10 and additional semi-conducting superficial layer 11 is preferably manufactured by a SmartCut™. Then the following four layers are then removed in selected region 4 of the substrate: additional insulating layer 10, additional semi-conducting superficial layer 11, superficial layer 3 and insulating layer 2. In region 5 only additional insulating layer 10 and additional semi-conducting superficial layer 11 are removed. No layers are removed from additional selected region 15 so that electronic devices can be formed therein.
  • Generally, devices 6 (e.g., in FIGS. 3, 5, and 7) can be formed by processes comprising a lithographic step or steps typically followed by an etching step or steps and/or an implantation step or steps. For the substrate of FIG. 7, electronic devices 6 can then formed in (or on) exposed semi-conducting bulk region 12 of the substrate (region 4), and/or in (or on) superficial layer 3 b (region 5), and/or in (or on) additional superficial layer 11 (region 15). The devices can be formed simultaneously, as is preferred, or sequentially.
  • FIG. 8 illustrates a preferred lithography step according to the methods of the invention. Radiation, arrows 13, emanates from image forming apparatus 8 and impinges simultaneously on selected portions of exposed semi-conducting bulk region 12 of the substrate and on selected portions of superficial layer 3.
  • Height offset 9, the distance between the surface of exposed semi-conducting bulk region 12 of the substrate and the surface of superficial layer 3, is preferably less than the depth of focus of a lithography exposure corresponding to a predetermined image resolution made by image forming apparatus 8 along an axis Z. Therefore, a single lithography exposure can be sufficiently focused to at least the predetermined image resolution simultaneously on both exposed semi-conducting bulk region 12 of the substrate and on superficial layer 3. Accordingly, for formation of electronic devices in (or on) both of these regions, it is possible and advantageous either to carry out a single lithographic exposure or to carry out simultaneously two lithographic exposures. The depth of focus depends on the image forming apparatus used and on the resolution required by the process applied.
  • Height offset 9 is preferably less than the depth of focus of the selected lithography tool while taking into account the required image resolution for forming the smallest pattern. Specifically, height offset 9 is preferably less than 100 nm, or more preferably less than 50 nm. Indeed, when a higher precision is needed for small structures, e.g., for short gate lengths, the depth of focus is preferably also small and the height offset should thus preferably be no larger than the depth of focus. When a lower precision is suitable, a height offset of less than 100 nm might be sufficient.
  • For example, FIG. 2 illustrates an embodiment in which the height offset corresponds to the combined thicknesses of superficial layer 3 and insulating layer 2. Hence, when using superficial layer 3 having a thickness of 20 nm or less and insulating layer 2 having a thickness of 25 nm or less, the combined thickness of both layers is 45 nm or less which is smaller than a preferred depth of focus of 50 nm, which is typical for current lithography techniques. FIG. 4 illustrates an embodiment in which the height offset corresponds to the difference between the combined thicknesses of superficial layer 3 and insulating layer 2 and the thickness of layer 7.
  • FIG. 7 illustrates an embodiment in which a first height offset corresponds to the combined thicknesses of layers 2 and 3, and a second height offset corresponds to the combined thicknesses of layers 10 and 11; either one of both of these heights offsets, or the sum of both height offsets can be less than depth of focus of the selected lithography tool while taking into account the required image resolution for forming the smallest pattern.
  • FIG. 9 illustrates another preferred lithography step according to the methods of the invention. In this embodiment, different types of electronic devices can be formed in exposed semi-conducting bulk region 12 and in superficial layer 3 (and also in additional superficial layer 11). The resolution required might be higher for one type of devices (e.g., devices formed on or in superficial layer 3) than for another type of devices (e.g., devices formed on or in bulk region 3). Then, smaller depth of focus 19 a is suitable for the higher image resolution required for the devices in or on layer 3, while larger depth of focus 19 b is suitable for the lower image resolution sufficient for devices in or on semi-conducting bulk region 12. Since larger depth of focus 19 b is larger than, and overlaps, smaller depth of focus 19 a, the lithography image on semi-conducting bulk region 12 is within its relevant depth of focus, depth of focus 19 b at the same time as the lithography image on superficial layer 3 is within its relevant depth of focus, depth of focus 19 a.
  • For example, memory devices can be formed in superficial layer 3 (and possibly in additional superficial layer 11 in FIG. 7), and logic devices can be formed in semi-conducting bulk region 12, or conversely. Memory devices are typically smaller than logic devices and require higher lithographic image resolution than logic devices. The centre of focus of the lithography image forming apparatus is then preferably adjusted to the level where the smallest devices requiring the highest image resolution are to be formed, e.g. to superficial layer 3. Even if the other level (bulk region 12), is somewhat beyond the depth of focus (depth of focus 19 a) corresponding to the smaller devices, one single lithography exposure can still be used if the other level (bulk region 12) is within a depth of focus (depth of focus 19 b) corresponding to a lower image resolution sufficient for the larger devices.
  • This approach is not limited to the particular stacks of layers 1, 2, 3 and can also be implemented with any other substrates having several different levels, and in which electronic devices should be formed. This is for instance the case with a bulk substrate having two or more different surface levels.
  • Alternatively, two of more distinct lithography steps can be performed, especially when height offset 9 (FIG. 9) is larger than the depth of focus of the image forming lithographic apparatus. FIGS. 10 and 11 illustrate such an embodiment. FIG. 10 illustrates a first lithography step performed for exposed semi-conducting bulk region 12. FIG. 11 illustrates a second lithography step performed for superficial layer 3 (see FIG. 11).
  • Following the lithography step or steps, formation of electronic devices typically further comprises one or more etching steps and/or one or more implantation steps. In preferred embodiments, the etching steps, as shown by arrow 17 in FIG. 12, are carried out simultaneously for both exposed semi-conducting bulk region 12 and superficial layer 3. In preferred embodiments, the implantation steps, as shown by arrow 18 in FIG. 13, are also carried out simultaneously for both exposed semi-conducting bulk region 12 and superficial layer 3.
  • In particular, the etching and/or implantation steps are preferably carried out simultaneously in embodiments where insulating layer 2 has a thickness less than 25 nm (more preferably between 2 nm and 25 nm, and even more preferably between 5 nm and 15 nm), and where superficial layer 3 has a thickness preferably less than 50 nm (more preferably between 5 nm and 50 nm, and even more preferably between 10 nm and 40 nm). Prior lithography steps are preferably also carried out simultaneously when the above mentioned of depth of focus conditions are satisfied.
  • In other embodiments, distinct etching and/or distinct implantation steps can be carried out for exposed bulk region 12 and for superficial layer 3. In still other embodiments, the lithography, etching, and/or implantation can be carried out in any combination of separate and distinct or simultaneous steps for exposed semi-conducting bulk region 12 and superficial layer 3.

Claims (17)

1. A method of manufacturing a semiconductor device comprising:
providing a substrate comprising a semi-conducting bulk support, a continuous insulating layer arranged on the support, and a semi-conducting superficial layer arranged on the insulating layer;
transforming the superficial layer and the insulating layer so as to expose a selected region of the semi-conducting bulk support; and
simultaneously forming electronic devices in or on the exposed region of the support and in or on the superficial layer.
2. The method of claim 1 wherein the step of transforming comprises removing the superficial layer and the insulating layer in the selected region.
3. The method of claim 1 wherein the insulating layer comprises silicon oxide, and wherein the step of transforming comprises dissolution of the insulating layer in the selected region.
4. The method of claim 1 wherein the step of forming comprises a lithography step during which selected portions of the exposed semi-conducting bulk region and of the superficial layer are irradiated by an image forming apparatus.
5. The method of claim 4 wherein the image forming apparatus has a depth of focus along an axis perpendicular to the substrate that corresponds to a predetermined image resolution, and wherein a height offset between the exposed semi-conducting bulk region and the superficial layer is less than the depth of focus.
6. The method of claim 5 wherein the height offset is less than 50 nm.
7. The method of claim 5 wherein the height offset corresponds to a combined thickness of the superficial layer and the insulating layer.
8. The method of claim 4 wherein the step of forming further comprises:
etching of the exposed semi-conducting bulk region and the superficial layer; and
implanting into the exposed semi-conducting bulk region and the superficial layer.
9. The method of claim 1 wherein the semi-conducting bulk support comprises an epitaxial surface layer with a density of crystalline defects of a size greater than 10 nm of less than 103/cm3.
10. The method of claim 1 wherein the substrate further comprises an additional insulating layer disposed on a surface of the superficial layer so as to cover an additional selected region of the surface of the superficial layer while leaving exposed another region of the surface of the superficial layer and an additional semi-conducting superficial layer disposed on the additional insulating layer.
11. The method of claim 10 wherein forming further comprises forming electronic devices simultaneously in or on the exposed semi-conducting bulk region, the superficial layer, and the additional superficial layer.
12. A semiconductor a substrate structure comprising:
a semi-conducting bulk support;
an insulating layer disposed on a surface of the semi-conducting bulk support so as to cover a selected region of the surface of the semi-conducting bulk support while leaving exposed another region of the surface of the semi-conducting bulk support; and
a semi-conducting superficial layer disposed on the insulating layer.
13. The semiconductor structure of claim 12 further comprising electronic devices formed in the superficial layer and in the exposed region of the semi-conducting bulk support.
14. The semiconductor structure of claim 12 further comprising:
an additional insulating layer disposed on a surface of the superficial layer so as to cover an additional selected region of the surface of the superficial layer while leaving exposed another region of the surface of the superficial layer; and
an additional semi-conducting superficial layer disposed on the additional insulating layer.
15. The semiconductor structure of claim 14 further comprising electronic devices formed in the additional superficial layer, in the superficial layer, and in the exposed region of the semi-conducting bulk support.
16. The semiconductor structure of claim 12 wherein a combined thickness of the superficial layer and the insulating layer is less 50 nm.
17. The semiconductor structure of claim 12 wherein the semi-conducting support comprises an epitaxial surface layer with a density of crystalline defects of a size greater than 10 nm of less than 103/cm3.
US12/989,532 2008-06-30 2009-05-18 Methods of manufacturing semiconductor structures and semiconductor structures obtained by such methods Abandoned US20110042780A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/989,532 US20110042780A1 (en) 2008-06-30 2009-05-18 Methods of manufacturing semiconductor structures and semiconductor structures obtained by such methods

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
FR0803697 2008-06-30
FR0803697A FR2933234B1 (en) 2008-06-30 2008-06-30 GOODLY DUAL STRUCTURE SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME
US9390208P 2008-09-03 2008-09-03
US12/989,532 US20110042780A1 (en) 2008-06-30 2009-05-18 Methods of manufacturing semiconductor structures and semiconductor structures obtained by such methods
PCT/US2009/044372 WO2010002509A1 (en) 2008-06-30 2009-05-18 Semiconductor structures

Publications (1)

Publication Number Publication Date
US20110042780A1 true US20110042780A1 (en) 2011-02-24

Family

ID=40343611

Family Applications (3)

Application Number Title Priority Date Filing Date
US12/989,532 Abandoned US20110042780A1 (en) 2008-06-30 2009-05-18 Methods of manufacturing semiconductor structures and semiconductor structures obtained by such methods
US12/989,474 Abandoned US20110037150A1 (en) 2008-06-30 2009-05-18 Substrate comprising different types of surfaces and method for obtaining such substrates
US12/470,253 Active US8035163B2 (en) 2008-06-30 2009-05-21 Low-cost double-structure substrates and methods for their manufacture

Family Applications After (2)

Application Number Title Priority Date Filing Date
US12/989,474 Abandoned US20110037150A1 (en) 2008-06-30 2009-05-18 Substrate comprising different types of surfaces and method for obtaining such substrates
US12/470,253 Active US8035163B2 (en) 2008-06-30 2009-05-21 Low-cost double-structure substrates and methods for their manufacture

Country Status (5)

Country Link
US (3) US20110042780A1 (en)
CN (2) CN102047424A (en)
DE (1) DE112009001476T5 (en)
FR (1) FR2933234B1 (en)
WO (3) WO2010002508A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11852590B1 (en) * 2017-04-05 2023-12-26 Kla Corporation Systems and methods for metrology with layer-specific illumination spectra

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8652925B2 (en) 2010-07-19 2014-02-18 International Business Machines Corporation Method of fabricating isolated capacitors and structure thereof
CN102427102A (en) * 2011-12-06 2012-04-25 西安中为光电科技有限公司 Method for preventing secondary dislocation during epitaxial layer growth
KR102189611B1 (en) 2014-01-23 2020-12-14 글로벌웨이퍼스 씨오., 엘티디. High resistivity soi wafers and a method of manufacturing thereof
US9899499B2 (en) 2014-09-04 2018-02-20 Sunedison Semiconductor Limited (Uen201334164H) High resistivity silicon-on-insulator wafer manufacturing method for reducing substrate loss
US10224233B2 (en) 2014-11-18 2019-03-05 Globalwafers Co., Ltd. High resistivity silicon-on-insulator substrate comprising a charge trapping layer formed by He-N2 co-implantation
JP6650463B2 (en) 2014-11-18 2020-02-19 グローバルウェーハズ カンパニー リミテッドGlobalWafers Co.,Ltd. Method of manufacturing high resistivity semiconductor-on-insulator wafer with charge trapping layer
EP4170705A3 (en) 2014-11-18 2023-10-18 GlobalWafers Co., Ltd. High resistivity semiconductor-on-insulator wafer and a method of manufacturing
EP4120320A1 (en) 2015-03-03 2023-01-18 GlobalWafers Co., Ltd. Charge trapping polycrystalline silicon films on silicon substrates with controllable film stress
US9881832B2 (en) 2015-03-17 2018-01-30 Sunedison Semiconductor Limited (Uen201334164H) Handle substrate for use in manufacture of semiconductor-on-insulator structure and method of manufacturing thereof
US10290533B2 (en) 2015-03-17 2019-05-14 Globalwafers Co., Ltd. Thermally stable charge trapping layer for use in manufacture of semiconductor-on-insulator structures
CN107873106B (en) 2015-06-01 2022-03-18 环球晶圆股份有限公司 Method for fabricating silicon germanium on insulator
JP6592534B2 (en) 2015-06-01 2019-10-16 サンエディソン・セミコンダクター・リミテッドSunEdison Semiconductor Limited Multilayer structure and manufacturing method thereof
CN108780776B (en) 2015-11-20 2023-09-29 环球晶圆股份有限公司 Manufacturing method for flattening semiconductor surface
US10622247B2 (en) 2016-02-19 2020-04-14 Globalwafers Co., Ltd. Semiconductor on insulator structure comprising a buried high resistivity layer
US9831115B2 (en) 2016-02-19 2017-11-28 Sunedison Semiconductor Limited (Uen201334164H) Process flow for manufacturing semiconductor on insulator structures in parallel
US10468294B2 (en) 2016-02-19 2019-11-05 Globalwafers Co., Ltd. High resistivity silicon-on-insulator substrate comprising a charge trapping layer formed on a substrate with a rough surface
WO2017155806A1 (en) 2016-03-07 2017-09-14 Sunedison Semiconductor Limited Semiconductor on insulator structure comprising a plasma oxide layer and method of manufacture thereof
US11114332B2 (en) 2016-03-07 2021-09-07 Globalwafers Co., Ltd. Semiconductor on insulator structure comprising a plasma nitride layer and method of manufacture thereof
US10593748B2 (en) 2016-03-07 2020-03-17 Globalwafers Co., Ltd. Semiconductor on insulator structure comprising a low temperature flowable oxide layer and method of manufacture thereof
US11848227B2 (en) 2016-03-07 2023-12-19 Globalwafers Co., Ltd. Method of manufacturing a semiconductor on insulator structure by a pressurized bond treatment
EP3995608A1 (en) 2016-06-08 2022-05-11 GlobalWafers Co., Ltd. High resistivity single crystal silicon ingot and wafer having improved mechanical strength
US10269617B2 (en) 2016-06-22 2019-04-23 Globalwafers Co., Ltd. High resistivity silicon-on-insulator substrate comprising an isolation region
SG11201903090SA (en) 2016-10-26 2019-05-30 Globalwafers Co Ltd High resistivity silicon-on-insulator substrate having enhanced charge trapping efficiency
EP3549162B1 (en) 2016-12-05 2022-02-02 GlobalWafers Co., Ltd. High resistivity silicon-on-insulator structure and method of manufacture thereof
EP3562978B1 (en) 2016-12-28 2021-03-10 Sunedison Semiconductor Limited Method of treating silicon wafers to have intrinsic gettering and gate oxide integrity yield
JP7034186B2 (en) 2017-07-14 2022-03-11 サンエディソン・セミコンダクター・リミテッド Manufacturing method of semiconductor structure on insulator
JP7160943B2 (en) 2018-04-27 2022-10-25 グローバルウェーハズ カンパニー リミテッド Photo-assisted platelet formation to facilitate layer transfer from semiconductor donor substrates
SG11202011553SA (en) 2018-06-08 2020-12-30 Globalwafers Co Ltd Method for transfer of a thin layer of silicon

Citations (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4300150A (en) * 1980-06-16 1981-11-10 North American Philips Corporation Lateral double-diffused MOS transistor device
US4771016A (en) * 1987-04-24 1988-09-13 Harris Corporation Using a rapid thermal process for manufacturing a wafer bonded soi semiconductor
US5399507A (en) * 1994-06-27 1995-03-21 Motorola, Inc. Fabrication of mixed thin-film and bulk semiconductor substrate for integrated circuit applications
US5750000A (en) * 1990-08-03 1998-05-12 Canon Kabushiki Kaisha Semiconductor member, and process for preparing same and semiconductor device formed by use of same
US5773151A (en) * 1995-06-30 1998-06-30 Harris Corporation Semi-insulating wafer
US6063713A (en) * 1997-11-10 2000-05-16 Micron Technology, Inc. Methods for forming silicon nitride layers on silicon-comprising substrates
US6140163A (en) * 1997-07-11 2000-10-31 Advanced Micro Devices, Inc. Method and apparatus for upper level substrate isolation integrated with bulk silicon
US6166411A (en) * 1999-10-25 2000-12-26 Advanced Micro Devices, Inc. Heat removal from SOI devices by using metal substrates
US6221732B1 (en) * 1999-06-18 2001-04-24 Sharp Kabushiki Kaisha Method of producing semiconductor device
US6391744B1 (en) * 1997-03-19 2002-05-21 The United States Of America As Represented By The National Security Agency Method of fabricating a non-SOI device on an SOI starting wafer and thinning the same
US20020170487A1 (en) * 2001-05-18 2002-11-21 Raanan Zehavi Pre-coated silicon fixtures used in a high temperature process
US20030039439A1 (en) * 2001-05-17 2003-02-27 Optronx, Inc. Optical coupler having evanescent coupling region
US6538916B2 (en) * 2001-02-15 2003-03-25 Kabushiki Kaisha Toshiba Semiconductor memory device
US20030057487A1 (en) * 2001-09-27 2003-03-27 Kabushiki Kaisha Toshiba Semiconductor chip having multiple functional blocks integrated in a single chip and method for fabricating the same
US20030125013A1 (en) * 2001-12-28 2003-07-03 Mizell Jerry L. Method, network and node for levying a tariff against an originator of a data transfer in a telecommunication network
US6645795B2 (en) * 2001-05-03 2003-11-11 International Business Machines Corporation Polysilicon doped transistor using silicon-on-insulator and double silicon-on-insulator
US6646307B1 (en) * 2002-02-21 2003-11-11 Advanced Micro Devices, Inc. MOSFET having a double gate
US6664598B1 (en) * 2002-09-05 2003-12-16 International Business Machines Corporation Polysilicon back-gated SOI MOSFET for dynamic threshold voltage control
US20040079993A1 (en) * 2002-10-25 2004-04-29 International Business Machines Corporation Silicon-on-insulator (SOI) integrated circuit (IC) chip with the silicon layers consisting of regions of different thickness
US20040150067A1 (en) * 2002-11-12 2004-08-05 Bruno Ghyselen Semiconductor structure and methods for fabricating same
US20040171232A1 (en) * 2002-11-07 2004-09-02 Cea Method of detaching a thin film at moderate temperature after co-implantation
US6812527B2 (en) * 2002-09-05 2004-11-02 International Business Machines Corporation Method to control device threshold of SOI MOSFET's
US20040256700A1 (en) * 2003-06-17 2004-12-23 International Business Machines Corporation High-performance CMOS devices on hybrid crystal oriented substrates
US6946373B2 (en) * 2002-11-20 2005-09-20 International Business Machines Corporation Relaxed, low-defect SGOI for strained Si CMOS applications
US20060016387A1 (en) * 2002-11-14 2006-01-26 Takashi Yokoyama Silicon wafer, its manufacturing method, and its manufacturing apparatus
US7018873B2 (en) * 2003-08-13 2006-03-28 International Business Machines Corporation Method of making a device threshold control of front-gate silicon-on-insulator MOSFET using a self-aligned back-gate
US20060125013A1 (en) * 2003-10-17 2006-06-15 International Business Machines Corporation Double silicon-on-insulator (SOI) metal oxide semiconductor field effect transistor (MOSFET) structures
US20060154442A1 (en) * 2005-01-07 2006-07-13 International Business Machines Corporation Quasi-hydrophobic Si-Si wafer bonding using hydrophilic Si surfaces and dissolution of interfacial bonding oxide
US7089515B2 (en) * 2004-03-09 2006-08-08 International Business Machines Corporation Threshold voltage roll-off compensation using back-gated MOSFET devices for system high-performance and low standby power
US7102206B2 (en) * 2003-01-20 2006-09-05 Matsushita Electric Industrial Co., Ltd. Semiconductor substrate, method for fabricating the same, and method for fabricating semiconductor device
US20060276004A1 (en) * 2005-06-07 2006-12-07 Freescale Semiconductor, Inc. Method of fabricating a substrate for a planar, double-gated, transistor process
US20070032040A1 (en) * 2003-09-26 2007-02-08 Dimitri Lederer Method of manufacturing a multilayer semiconductor structure with reduced ohmic losses
US7221038B2 (en) * 2000-06-16 2007-05-22 S.O.I.Tec Silicon On Insulator Technologies S.A. Method of fabricating substrates and substrates obtained by this method
US20070138558A1 (en) * 2005-12-13 2007-06-21 Naoto Saitoh Semiconductor integrated circuit device
US20070190681A1 (en) * 2006-02-13 2007-08-16 Sharp Laboratories Of America, Inc. Silicon-on-insulator near infrared active pixel sensor array
US20080029815A1 (en) * 2006-08-02 2008-02-07 Hao-Yu Chen Semiconductor-on-insulator (SOI) strained active area transistor
US20080054352A1 (en) * 2006-09-04 2008-03-06 Sony Corporation Semiconductor device and method of manufacturing semiconductor device
US20080079123A1 (en) * 2006-09-19 2008-04-03 Marek Kostrzewa Method of fabricating a mixed microtechnology structue and a structure obtained thereby
US20080105925A1 (en) * 2006-11-03 2008-05-08 Sangwoo Pae Process charging and electrostatic damage protection in silicon-on-insulator technology
US20080124847A1 (en) * 2006-08-04 2008-05-29 Toshiba America Electronic Components, Inc. Reducing Crystal Defects from Hybrid Orientation Technology During Semiconductor Manufacture
US20080153313A1 (en) * 2006-12-26 2008-06-26 Oleg Kononchuk Method for producing a semiconductor-on-insulator structure
US7417288B2 (en) * 2005-12-19 2008-08-26 International Business Machines Corporation Substrate solution for back gate controlled SRAM with coexisting logic devices
US7422958B2 (en) * 2006-12-26 2008-09-09 S.O.I.Tec Silicon On Insulator Technologies Method of fabricating a mixed substrate
US20100127345A1 (en) * 2008-11-25 2010-05-27 Freescale Semiconductor, Inc. 3-d circuits with integrated passive devices
US7883990B2 (en) * 2007-10-31 2011-02-08 International Business Machines Corporation High resistivity SOI base wafer using thermally annealed substrate

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4232844A1 (en) 1992-09-30 1994-03-31 Siemens Ag Exposure method for optical projection lithography used in integrated circuit mfr. - applying imaged structure to non-planar surface of exposure mask to increase image sharpness
JP2647022B2 (en) 1994-10-24 1997-08-27 日本電気株式会社 Pattern formation method
US6251754B1 (en) * 1997-05-09 2001-06-26 Denso Corporation Semiconductor substrate manufacturing method
KR100279264B1 (en) * 1998-12-26 2001-02-01 김영환 S-O transistor having a double gate structure and method of manufacturing the same
JP3975634B2 (en) * 2000-01-25 2007-09-12 信越半導体株式会社 Manufacturing method of semiconductor wafer
US6534819B2 (en) * 2000-08-30 2003-03-18 Cornell Research Foundation, Inc. Dense backplane cell for configurable logic
FR2838865B1 (en) * 2002-04-23 2005-10-14 Soitec Silicon On Insulator PROCESS FOR PRODUCING A SUBSTRATE WITH USEFUL LAYER ON HIGH RESISTIVITY SUPPORT
JP2004335642A (en) * 2003-05-06 2004-11-25 Canon Inc Substrate and its producing process
FR2860341B1 (en) * 2003-09-26 2005-12-30 Soitec Silicon On Insulator METHOD FOR MANUFACTURING LOWERED LOWER MULTILAYER STRUCTURE
US7160753B2 (en) * 2004-03-16 2007-01-09 Voxtel, Inc. Silicon-on-insulator active pixel sensors
US7462552B2 (en) * 2005-05-23 2008-12-09 Ziptronix, Inc. Method of detachable direct bonding at low temperatures

Patent Citations (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4300150A (en) * 1980-06-16 1981-11-10 North American Philips Corporation Lateral double-diffused MOS transistor device
US4771016A (en) * 1987-04-24 1988-09-13 Harris Corporation Using a rapid thermal process for manufacturing a wafer bonded soi semiconductor
US5750000A (en) * 1990-08-03 1998-05-12 Canon Kabushiki Kaisha Semiconductor member, and process for preparing same and semiconductor device formed by use of same
US5399507A (en) * 1994-06-27 1995-03-21 Motorola, Inc. Fabrication of mixed thin-film and bulk semiconductor substrate for integrated circuit applications
US5773151A (en) * 1995-06-30 1998-06-30 Harris Corporation Semi-insulating wafer
US6391744B1 (en) * 1997-03-19 2002-05-21 The United States Of America As Represented By The National Security Agency Method of fabricating a non-SOI device on an SOI starting wafer and thinning the same
US6140163A (en) * 1997-07-11 2000-10-31 Advanced Micro Devices, Inc. Method and apparatus for upper level substrate isolation integrated with bulk silicon
US6063713A (en) * 1997-11-10 2000-05-16 Micron Technology, Inc. Methods for forming silicon nitride layers on silicon-comprising substrates
US6221732B1 (en) * 1999-06-18 2001-04-24 Sharp Kabushiki Kaisha Method of producing semiconductor device
US6166411A (en) * 1999-10-25 2000-12-26 Advanced Micro Devices, Inc. Heat removal from SOI devices by using metal substrates
US7221038B2 (en) * 2000-06-16 2007-05-22 S.O.I.Tec Silicon On Insulator Technologies S.A. Method of fabricating substrates and substrates obtained by this method
US6538916B2 (en) * 2001-02-15 2003-03-25 Kabushiki Kaisha Toshiba Semiconductor memory device
US6645795B2 (en) * 2001-05-03 2003-11-11 International Business Machines Corporation Polysilicon doped transistor using silicon-on-insulator and double silicon-on-insulator
US6826320B2 (en) * 2001-05-17 2004-11-30 Sioptical, Inc. Focusing mirror and lens
US20030039439A1 (en) * 2001-05-17 2003-02-27 Optronx, Inc. Optical coupler having evanescent coupling region
US20020170487A1 (en) * 2001-05-18 2002-11-21 Raanan Zehavi Pre-coated silicon fixtures used in a high temperature process
US20030057487A1 (en) * 2001-09-27 2003-03-27 Kabushiki Kaisha Toshiba Semiconductor chip having multiple functional blocks integrated in a single chip and method for fabricating the same
US20030125013A1 (en) * 2001-12-28 2003-07-03 Mizell Jerry L. Method, network and node for levying a tariff against an originator of a data transfer in a telecommunication network
US6646307B1 (en) * 2002-02-21 2003-11-11 Advanced Micro Devices, Inc. MOSFET having a double gate
US6812527B2 (en) * 2002-09-05 2004-11-02 International Business Machines Corporation Method to control device threshold of SOI MOSFET's
US6815296B2 (en) * 2002-09-05 2004-11-09 International Business Machines Corporation Polysilicon back-gated SOI MOSFET for dynamic threshold voltage control
US6664598B1 (en) * 2002-09-05 2003-12-16 International Business Machines Corporation Polysilicon back-gated SOI MOSFET for dynamic threshold voltage control
US7273785B2 (en) * 2002-09-05 2007-09-25 International Business Machines Corporation Method to control device threshold of SOI MOSFET's
US20040079993A1 (en) * 2002-10-25 2004-04-29 International Business Machines Corporation Silicon-on-insulator (SOI) integrated circuit (IC) chip with the silicon layers consisting of regions of different thickness
US20040171232A1 (en) * 2002-11-07 2004-09-02 Cea Method of detaching a thin film at moderate temperature after co-implantation
US20040150067A1 (en) * 2002-11-12 2004-08-05 Bruno Ghyselen Semiconductor structure and methods for fabricating same
US6955971B2 (en) * 2002-11-12 2005-10-18 S.O.I.Tec Silicon On Insulator Technologies S.A. Semiconductor structure and methods for fabricating same
US20060016387A1 (en) * 2002-11-14 2006-01-26 Takashi Yokoyama Silicon wafer, its manufacturing method, and its manufacturing apparatus
US6946373B2 (en) * 2002-11-20 2005-09-20 International Business Machines Corporation Relaxed, low-defect SGOI for strained Si CMOS applications
US7358166B2 (en) * 2002-11-20 2008-04-15 International Business Machines Corporation Relaxed, low-defect SGOI for strained Si CMOS applications
US7102206B2 (en) * 2003-01-20 2006-09-05 Matsushita Electric Industrial Co., Ltd. Semiconductor substrate, method for fabricating the same, and method for fabricating semiconductor device
US20040256700A1 (en) * 2003-06-17 2004-12-23 International Business Machines Corporation High-performance CMOS devices on hybrid crystal oriented substrates
US7018873B2 (en) * 2003-08-13 2006-03-28 International Business Machines Corporation Method of making a device threshold control of front-gate silicon-on-insulator MOSFET using a self-aligned back-gate
US20070032040A1 (en) * 2003-09-26 2007-02-08 Dimitri Lederer Method of manufacturing a multilayer semiconductor structure with reduced ohmic losses
US20060125013A1 (en) * 2003-10-17 2006-06-15 International Business Machines Corporation Double silicon-on-insulator (SOI) metal oxide semiconductor field effect transistor (MOSFET) structures
US7089515B2 (en) * 2004-03-09 2006-08-08 International Business Machines Corporation Threshold voltage roll-off compensation using back-gated MOSFET devices for system high-performance and low standby power
US20060154442A1 (en) * 2005-01-07 2006-07-13 International Business Machines Corporation Quasi-hydrophobic Si-Si wafer bonding using hydrophilic Si surfaces and dissolution of interfacial bonding oxide
US20060276004A1 (en) * 2005-06-07 2006-12-07 Freescale Semiconductor, Inc. Method of fabricating a substrate for a planar, double-gated, transistor process
US7387946B2 (en) * 2005-06-07 2008-06-17 Freescale Semiconductor, Inc. Method of fabricating a substrate for a planar, double-gated, transistor process
US20070138558A1 (en) * 2005-12-13 2007-06-21 Naoto Saitoh Semiconductor integrated circuit device
US7417288B2 (en) * 2005-12-19 2008-08-26 International Business Machines Corporation Substrate solution for back gate controlled SRAM with coexisting logic devices
US20070190681A1 (en) * 2006-02-13 2007-08-16 Sharp Laboratories Of America, Inc. Silicon-on-insulator near infrared active pixel sensor array
US20080029815A1 (en) * 2006-08-02 2008-02-07 Hao-Yu Chen Semiconductor-on-insulator (SOI) strained active area transistor
US20080124847A1 (en) * 2006-08-04 2008-05-29 Toshiba America Electronic Components, Inc. Reducing Crystal Defects from Hybrid Orientation Technology During Semiconductor Manufacture
US20080054352A1 (en) * 2006-09-04 2008-03-06 Sony Corporation Semiconductor device and method of manufacturing semiconductor device
US20080079123A1 (en) * 2006-09-19 2008-04-03 Marek Kostrzewa Method of fabricating a mixed microtechnology structue and a structure obtained thereby
US20080105925A1 (en) * 2006-11-03 2008-05-08 Sangwoo Pae Process charging and electrostatic damage protection in silicon-on-insulator technology
US20080153313A1 (en) * 2006-12-26 2008-06-26 Oleg Kononchuk Method for producing a semiconductor-on-insulator structure
US7422958B2 (en) * 2006-12-26 2008-09-09 S.O.I.Tec Silicon On Insulator Technologies Method of fabricating a mixed substrate
US7883990B2 (en) * 2007-10-31 2011-02-08 International Business Machines Corporation High resistivity SOI base wafer using thermally annealed substrate
US20100127345A1 (en) * 2008-11-25 2010-05-27 Freescale Semiconductor, Inc. 3-d circuits with integrated passive devices

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11852590B1 (en) * 2017-04-05 2023-12-26 Kla Corporation Systems and methods for metrology with layer-specific illumination spectra

Also Published As

Publication number Publication date
DE112009001476T5 (en) 2011-04-07
WO2010002516A3 (en) 2010-03-04
FR2933234B1 (en) 2016-09-23
WO2010002509A1 (en) 2010-01-07
WO2010002516A2 (en) 2010-01-07
CN102047420A (en) 2011-05-04
US8035163B2 (en) 2011-10-11
FR2933234A1 (en) 2010-01-01
US20110037150A1 (en) 2011-02-17
CN102047424A (en) 2011-05-04
US20090321829A1 (en) 2009-12-31
WO2010002508A1 (en) 2010-01-07

Similar Documents

Publication Publication Date Title
US20110042780A1 (en) Methods of manufacturing semiconductor structures and semiconductor structures obtained by such methods
US7525121B2 (en) Coplanar silicon-on-insulator (SOI) regions of different crystal orientations and methods of making the same
US8058161B2 (en) Recessed STI for wide transistors
US7067400B2 (en) Method for preventing sidewall consumption during oxidation of SGOI islands
JPH07142567A (en) Soi film thickness control
KR100679610B1 (en) Method of manufacturing a thin film layer of single crystal structure
KR100775963B1 (en) Semiconductor device and method of manufacturing the same
US8846487B2 (en) Reduction of STI corner defects during SPE in semiconductor device fabrication using DSB substrate and hot technology
JP2011525302A (en) Manufacturing method of semiconductor structure and semiconductor structure obtained by this method
US5982006A (en) Active silicon-on-insulator region having a buried insulation layer with tapered edge
US6709952B2 (en) Method of forming a bottom oxide layer in a trench
US20080237809A1 (en) Method of fabricating hybrid orientation substrate and structure of the same
US7504314B2 (en) Method for fabricating oxygen-implanted silicon on insulation type semiconductor and semiconductor formed therefrom
JP3382092B2 (en) Semiconductor device manufacturing method and semiconductor device
US20090233413A1 (en) Method for fabricating semiconductor device
KR101096193B1 (en) Method for Fabricating Mask Pattern Used in the Ion-Implantation Process
KR101132318B1 (en) Substrate comprising different types of surfaces and method for obtaining such substrates
JP2007529108A (en) Semiconductor substrate manufacturing method and semiconductor substrate
TW554447B (en) Method of manufacturing semiconductor wafer and semiconductor device including annealing
KR100466025B1 (en) Method manufacturing semiconductor device having sti structure
CN116631854A (en) Semiconductor structure and forming method thereof
JP2011524649A (en) Substrates with different types of surfaces and methods for obtaining such substrates
US20150303102A1 (en) Semiconductor wafer with nonstick seal region
US20070148901A1 (en) Method for manufacturing a semiconductor device
KR20060134600A (en) Method for fabricating mask pattern used in the ion-implantation process

Legal Events

Date Code Title Description
AS Assignment

Owner name: SOITEC, FRANCE

Free format text: CHANGE OF NAME;ASSIGNOR:S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES;REEL/FRAME:027800/0911

Effective date: 20110906

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION