US20110064148A9 - System, method, and apparatus for determining presentation time for picture without presentation time stamp - Google Patents

System, method, and apparatus for determining presentation time for picture without presentation time stamp Download PDF

Info

Publication number
US20110064148A9
US20110064148A9 US11/024,561 US2456104A US2011064148A9 US 20110064148 A9 US20110064148 A9 US 20110064148A9 US 2456104 A US2456104 A US 2456104A US 2011064148 A9 US2011064148 A9 US 2011064148A9
Authority
US
United States
Prior art keywords
picture
presentation time
pictures
time
decoding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/024,561
Other versions
US9948977B2 (en
US20060133515A1 (en
Inventor
Srinivas MPR
Sherman Chen
Sandeep Bhatia
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/340,061 external-priority patent/US7787539B2/en
Priority to US11/024,561 priority Critical patent/US9948977B2/en
Application filed by Broadcom Corp filed Critical Broadcom Corp
Assigned to BROADCOM CORPORATION reassignment BROADCOM CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BHATIA, SANDEEP, SRINIVAS MPR, CHEN, SHERMAN
Assigned to BROADCOM CORPORATION reassignment BROADCOM CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BHATIA, SANDEEP, MPR, SRINIVAS, CHEN, SHERMAN
Publication of US20060133515A1 publication Critical patent/US20060133515A1/en
Publication of US20110064148A9 publication Critical patent/US20110064148A9/en
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: BROADCOM CORPORATION
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BROADCOM CORPORATION
Assigned to BROADCOM CORPORATION reassignment BROADCOM CORPORATION TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Priority to US15/954,052 priority patent/US10448084B2/en
Publication of US9948977B2 publication Critical patent/US9948977B2/en
Application granted granted Critical
Assigned to AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED reassignment AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED MERGER (SEE DOCUMENT FOR DETAILS). Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Assigned to AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED reassignment AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/4302Content synchronisation processes, e.g. decoder synchronisation
    • H04N21/4307Synchronising the rendering of multiple content streams or additional data on devices, e.g. synchronisation of audio on a mobile phone with the video output on the TV screen
    • H04N21/43072Synchronising the rendering of multiple content streams or additional data on devices, e.g. synchronisation of audio on a mobile phone with the video output on the TV screen of multiple content streams on the same device

Definitions

  • a B-picture can be encoded by one picture displayed before, called the forward reference picture and one picture displayed after, called the backward reference picture. Encoded B-pictures are data dependent on these reference pictures. The reference pictures are decoded prior to the B-picture. One of the reference pictures, however is displayed after the B-picture.
  • the decoder system receives the pictures in the decoding order. After decoding the pictures, the decoder system reorders the pictures into the display order. A display engine displays the reordered pictures.
  • a multimedia program can include a video, multiple audio channels, and data channels.
  • the video, audio channels, and data channels are synchronized to make the program intelligible.
  • Time stamps are used to achieve this synchronization.
  • the video pictures have a decoding order and a display time.
  • Decoding time stamps (DTS) indicate the decoding time.
  • Presentation time stamps (PTS) indicate the display order.
  • the video encoder encodes the DTS and PTS into the video program.
  • the DTS and PTS are 33-bit numbers that are driven by a 27 MHz clock.
  • the DTS and PTS add overhead to the transmitted stream.
  • Encoders encode the time stamps on a periodic basis. MPEG allows as much as 700 ms between time stamps. For a display rate of 30 interlaced pictures/sec (60 fields/sec.), there can be as many as 41 consecutive fields without time stamps.
  • a decoder system can interpolate the DTS and PTS values of the pictures without time stamps.
  • the decoding and presentation times are spaced evenly apart.
  • the decoder system can interpolate the decode time because the pictures are provided in decode order.
  • the decoder system interpolates the presentation time by evaluating the type of pictures.
  • interpolating the PTS values involves decoding numerous parameters and pictures. This can be unfeasible where a large number of consecutive pictures are without time stamps. This is particular complex in cases where there are a large number of consecutive B-pictures.
  • system(s), method(s), and apparatus for determining the presentation time for a picture without a presentation time stamp are Presented herein.
  • a method for determining a presentation time for pictures comprises decoding a first picture; decoding a second picture, the first picture being a reference picture for the second picture; and computing a presentation time for the second picture, based on a presentation time and a decode time for the first picture.
  • a circuit for determining a presentation time for pictures comprises a processor and a memory connected to the processor.
  • the memory stores a plurality of executable instructions.
  • the execution of the instructions by the processor causes: decoding a first picture; decoding a second picture, wherein the first picture is a reference picture for the second picture; and computing a presentation time for the second picture, based on a presentation time and a decode time for the first picture.
  • a system for determining presentation times for pictures comprises a video decoder, a frame buffer, and a buffer descriptor structure.
  • the video decoder decodes a first picture and a second picture, the first picture being a reference picture for the second picture.
  • the frame buffer stores the first picture.
  • the buffer descriptor structure stores a presentation time and a decode time for the first picture.
  • the video decoder computes a presentation time for the second picture, based on a presentation time and a decode time for the first picture.
  • FIG. 1 a illustrates a block diagram of an exemplary Moving Picture Experts Group (MPEG) encoding process, in accordance with an embodiment of the present invention.
  • MPEG Moving Picture Experts Group
  • FIG. 1 b illustrates an exemplary interlaced picture, in accordance with an embodiment of the present invention.
  • FIG. 1 c illustrates an exemplary sequence of pictures in display order.
  • FIG. 1 d illustrates an exemplary sequence of pictures in decoding order.
  • FIG. 2 illustrates a block diagram of an exemplary circuit for decoding the compressed video data, in accordance with an embodiment of the present invention.
  • FIG. 3 is a timing diagram describing the presentation time and decoding times for exemplary pictures.
  • FIG. 4 is a flow diagram for determining a presentation time for a picture, in accordance with an embodiment of the present invention.
  • FIG. 1 a illustrates a block diagram of an exemplary Moving Picture Experts Group (MPEG) encoding process of video data 101 , in accordance with an embodiment of the present invention.
  • the video data 101 comprises a series of pictures 103 .
  • Each picture 103 comprises two-dimensional grids of luminance Y, 105 , chrominance red C r , 107 , and chrominance blue C b , 109 , pixels.
  • FIG. 1 b is an illustration of a picture 103 .
  • a picture 103 can either be captured as an interlaced picture or as a progressive picture.
  • the even-numbered lines are captured during one time interval, while the odd-numbered lines are captured during an adjacent time interval.
  • the even-numbered lines form the top field, while the odd-numbered lines form the bottom field of the interlaced picture.
  • a display device can display a picture in progressive format or in interlaced format.
  • a progressive display displays the lines of a picture sequentially, while an interlaced display displays one field followed by the other field.
  • a progressive picture can be displayed on an interlaced display by displaying the even-numbered lines of the progressive picture followed by the odd-numbered lines, or vice versa.
  • the two-dimensional grids are divided into 8 ⁇ 8 blocks, where a group of four blocks or a 16 ⁇ 16 block 113 of luminance pixels Y is associated with a block 115 of chrominance red C r , and a block 117 of chrominance blue C b pixels.
  • the block 113 of luminance pixels Y, along with its corresponding block 115 of chrominance red pixels C r , and block 117 of chrominance blue pixels C b form a data structure known as a macroblock 111 .
  • the macroblock 111 also includes additional parameters, including motion vectors, explained hereinafter.
  • Each macroblock 111 represents image data in a 16 ⁇ 16 block area of the image.
  • the data in the macroblocks 111 is compressed in accordance with algorithms that take advantage of temporal and spatial redundancies.
  • neighboring pictures 103 usually have many similarities. Motion causes an increase in the differences between pictures, the difference being between corresponding pixels of the pictures, which necessitate utilizing large values for the transformation from one picture to another.
  • the differences between the pictures may be reduced using motion compensation, such that the transformation from picture to picture is minimized.
  • the idea of motion compensation is based on the fact that when an object moves across a screen, the object may appear in different positions in different pictures, but the object itself does not change substantially in appearance, in the sense that the pixels comprising the object have very close values, if not the same, regardless of their position within the picture.
  • Measuring and recording the motion as a vector can reduce the picture differences.
  • the vector can be used during decoding to shift a macroblock 111 of one picture to the appropriate part of another picture, thus creating movement of the object.
  • a block of pixels can be grouped, and the motion vector, which determines the position of that block of pixels in another picture, is encoded.
  • the macroblocks 111 are compared to portions of other pictures 103 (reference pictures).
  • reference pictures When an appropriate (most similar, i.e. containing the same object(s)) portion of a reference picture 103 is found, the differences between the portion of the reference picture 103 and the macroblock 111 are encoded. The location of the portion in the reference picture 103 is recorded as a motion vector. The encoded difference and the motion vector form part of the data structure encoding the macroblock 111 .
  • the macroblocks 111 from one picture 103 (a predicted picture) are limited to prediction from portions of no more than two reference pictures 103 . It is noted that pictures 103 used as a reference pictures for a predicted picture 103 can be a predicted picture 103 from other reference pictures 103 .
  • the macroblocks 111 representing a picture are grouped into different slice groups 119 .
  • the slice group 119 includes the macroblocks 111 , as well as additional parameters describing the slice group.
  • Each of the slice groups 119 forming the picture form the data portion of a picture structure 103 .
  • the picture 103 includes the slice groups 119 as well as additional parameters that further define the picture 103 .
  • the picture 103 also includes a header 103 h storing various parameters that relate to the picture.
  • the parameters may include, for example, a picture structure indicator (picture/top-field/bottom-field), a progressive picture sequence flag (usually comes in transport layer), a progressive picture flag, and a repeat first field parameter. It is noted that in varying standards there may be additional or less parameters.
  • the progressive picture parameter indicates whether the picture has been encoded as a progressive picture. If the bit is set, the picture has been encoded as a progressive picture. If the bit is not set, the picture has been encoded as an interlaced picture.
  • the picture structure parameter specifies the picture structure corresponding to the image buffer.
  • Pan scan vectors specify the displayable part of the picture.
  • the aspect ratio indicates the aspect ratio of the image buffer.
  • the decode and display horizontal size parameters indicate the decoded and the displayable horizontal sizes of the image buffer, respectively.
  • the repeat first field is a one-bit parameter that specifies whether the first displayed field of the picture is to be redisplayed after the second field, for an interlaced sequence.
  • the repeat first field is used to display motion picture standard material on a National Television Standard Committee (NTSC) display.
  • the motion picture standard material includes 24 progressive pictures per second.
  • the national television standard displays 60 fields per second.
  • To display the motion picture standard material on the NTSC display a technique known as 3:2 pull down is used.
  • the even numbered lines and odd-numbered lines form the top field and bottom field, respectively.
  • Two pictures or four pictures from the motion picture standard material correspond to 2.5 picture periods or 5 field periods for the NTSC display. For every two progressive motion picture standard pictures, four fields are generated. One of the fields from the second picture is repeated. The repeat first field indicates whether the first field is repeated.
  • I 0 , B 2 , B 3 , P 1 , B 5 , B 6 , and P 4 , FIG. 1 c are exemplary pictures.
  • the arrows illustrate the temporal prediction dependence of each picture.
  • picture B 2 is dependent on reference pictures I 0 , and P 1 .
  • Pictures coded using temporal redundancy with respect to exclusively earlier pictures of the video sequence are known as predicted pictures (or P-pictures), for example picture P 1 is coded using reference picture I 0 .
  • Pictures coded using temporal redundancy with respect to earlier and/or later pictures of the video sequence are known as bi-directional pictures (or B-pictures), for example, pictures B 2 is coded using pictures I 0 and P 1 .
  • Pictures not coded using temporal redundancy are known as I-pictures, for example I 0 .
  • I-pictures and P-pictures are also referred to as reference pictures.
  • the foregoing data dependency among the pictures requires decoding of certain pictures prior to others. Additionally, the use of later pictures as reference pictures for previous pictures requires that the later picture is decoded prior to the previous picture. As a result, the pictures cannot be decoded in temporal display order, i.e. the pictures may be decoded in a different order than the order in which they will be displayed on the screen. Accordingly, the pictures are transmitted in data dependent order, and the decoder reorders the pictures for presentation after decoding.
  • I 0 , P 1 , B 2 , B 3 , P 4 , B 5 , B 6 , FIG. 1 d represent the pictures in data dependent and decoding order, different from the display order seen in FIG. 1 c.
  • the pictures are then grouped together as a group of pictures (GOP) 123 .
  • the GOP 123 also includes additional parameters further describing the GOP.
  • Groups of pictures 123 are then stored, forming what is known as a video elementary stream (VES) 125 .
  • VES video elementary stream
  • the VES 125 is then packetized to form a packetized elementary sequence 130 .
  • the packetized elementary sequence 130 includes packets of varying length.
  • the packets 130 include a header 130 h storing a number of parameters.
  • the parameters can include decode time stamps (DTS) and presentation time stamps (PTS).
  • DTS indicates the decoding order.
  • PTS indicates the display order.
  • Encoders encode the time stamps into the PES headers on a periodic basis. MPEG allows as much as 700 ms between time stamps. For a display rate of 30 interlaced pictures/sec (60 fields/sec.), there can be as many as 41 consecutive fields without time stamps.
  • Flags in the PES header 130 h indicate the presence of the PTS and DTS.
  • the packetized elementary sequence 130 is then packetized into uniform length packets 135 .
  • Each packet 135 is then associated with a transport header, forming what are known as transport packets.
  • the transport packets 135 can be multiplexed with other transport packets 135 carrying other content, such as another video elementary stream 125 or an audio elementary stream.
  • the multiplexed transport packets form what is known as a transport stream.
  • the transport stream is transmitted over a communication medium for decoding and displaying.
  • FIG. 2 illustrates a block diagram of an exemplary circuit for decoding the compressed video data, in accordance with an embodiment of the present invention.
  • Data is received and stored in a presentation buffer 201 within a Synchronous Dynamic Random Access Memory (SDRAM) 202 .
  • SDRAM Synchronous Dynamic Random Access Memory
  • the data can be received from either a communication channel or from a local memory, such as, for example, a hard disc or a DVD.
  • the data output from the presentation buffer 201 is then passed to a data transport processor 205 .
  • the data transport processor 205 demultiplexes the transport stream into packetized elementary stream constituents, and passes the audio transport stream to an audio section 215 and the video transport stream to a video transport processor 207 and then to a compressed data buffer 208 for a video decoder 209 .
  • the audio data is then sent to the output blocks, and the video is sent to a display engine 211 .
  • the display engine 211 scales the video picture, renders the graphics, and constructs the complete display. Once the display is ready to be presented, it is passed to a video encoder 216 where it is converted to analog video using a digital to analog converter (DAC) 217 .
  • DAC digital to analog converter
  • the video decoder 209 decodes at least one picture, I 0 , B 1 , B 2 , P 3 , B 4 , B 5 , P 6 , . . . , during each picture display period, in the absence of Personal Video Recording (PVR) modes when live decoding is turned on. Due to the presence of the B-pictures, B 1 , B 2 , the video decoder 209 decodes the pictures, I 0 , B 1 , B 2 , P 3 , B 4 , B 5 , P 6 , . . . , in an order that is different from the display order.
  • PVR Personal Video Recording
  • the video decoder 209 decodes each of the reference pictures, e.g., I 0 , P 3 , prior to each picture that is predicted from the reference picture. For example, the video decoder 209 decodes I 0 , B 1 , B 2 , P 3 , in the order, I 0 , P 3 , B 1 , and B 2 . After decoding I 0 and P 3 , the video decoder 209 applies the offsets and displacements stored in B 1 and B 2 , to the decoded I 0 and P 3 , to decode B 1 and B 2 .
  • the video decoder 209 stores decoded I 0 and P 3 in memory known as frame buffers 210 .
  • the display engine 211 displays the decoded images onto a display device, e.g. monitor, television screen, etc., at the proper time and at the correct spatial and temporal resolution.
  • the display engine 211 lags behind the video decoder 209 by a delay time. In some cases the delay time may be constant. Accordingly, the video decoder 209 writes the decoded images in frame buffers 210 so that the display engine 211 can display them at the appropriate time. Additionally, the video decoder 209 writes parameters associated with the decoded pictures in buffer descriptor structures 212 . These parameters include the Presentation Time Stamp (PTS), the Decode Time Stamp (DTS), repeat first field, and top field first parameters, to name a few.
  • PTS Presentation Time Stamp
  • DTS Decode Time Stamp
  • top field first parameters to name a few.
  • the display engine 211 uses the PTS to determine when to display the decoded pictures. However, not every picture has a PTS. Where a pictures does not have a PTS, the video decoder 209 calculates the presentation time and writes the presentation time for the picture in the buffer descriptor structures 220 . The video decoder 209 calculates the PTS based on the DTS and PTS of future reference pictures, and repeat first field parameters, and writes the calculated presentation time to the buffer descriptor structures 220 . The computation will now be described.
  • FIG. 3 there is illustrated a graph describing the decoding and presentation times for an exemplary set of pictures, P n , . . . I m , B m+1 , B m+2 , P m+3 , B m+4 , B m+5 , . . . , where the subscripts indicate the decoding order.
  • Picture P n is from a previous sequence that the video decoder 209 did not encounter, and the video decoder 209 locks onto the sequence starting I 0 .
  • the display sequence is P n , B m+1 , B m+2 , I m , B m+4 , B m+5 , P m+3 .
  • Picture B m+1 is predicted from picture I m . Because I m is displayed after B m+1 , I m is the future reference picture for B m+1 . Therefore, Im and information associated with I m are stored in frame buffers and buffer descriptor structures, during decoding of B m+1 .
  • the difference between the PTS and DTS associated with an I or P picture indicates the total number of displayable fields between the previous I or P picture and the current I or P picture.
  • the difference between the PTS and DTS associated with I m indicates the number of pictures between the previous I or P picture, P n , and I n .
  • the PTS for a B m+1 is calculated from the future prediction picture, I m , because the future reference picture is normally stored in a frame buffer when decoding a predicted picture. Therefore, no additional memory is required. Additionally, the PTS for B m+1 can be determined without information regarding subsequent pictures, B m+2 and P m+3 .
  • FIG. 4 there is illustrated a flow diagram for determining the presentation time for B-picture, B m+1 , following an I/P picture, I m or P m , in accordance with an embodiment of the present invention.
  • the video decoder 209 decodes picture I/P m , writing the decoded picture to the frame buffers, and parameters associated with the picture to buffer descriptor structures.
  • the video decoder 209 decodes picture B m+1 .
  • the video decoder 209 determines whether picture B m+1 includes a PTS. If picture B m+1 includes a PTS, the video decoder 209 uses the PTS as the presentation time and writes the PTS to the buffer descriptor structures at 420 .
  • the video decoder 209 computes the difference between the PTS and DTS associated with picture I/P m . If the difference is 6 or 7 times the display time for a field, at 430 or 435 , respectively, the video decoder 209 calculates at 440 or 445 , the presentation time as the DTS of I/P m +2 field display times and writes the foregoing for the PTS in the buffer descriptor structures.
  • the video decoder 209 examines the repeat first field parameter for B m+1 and determines ( 455 ) whether the parameter is 0 or not. If 0, the video decoder 209 calculates at 460 the presentation time as the DTS of I/P m +3 field display times and writes the foregoing for the PTS in the buffer descriptor structures. If 1, the video decoder 209 calculates at 465 the presentation time as the DTS of I/P m +2 field display times and writes the foregoing for the PTS in the buffer descriptor structures.
  • the video decoder 209 calculates at 475 , the presentation time as the DTS of I/P m +3 field display times and writes the foregoing for the PTS in the buffer descriptor structures.
  • the video decoder 209 calculates at 480 , the presentation time as the DTS of I/P m +2 field display times and writes the foregoing for the PTS in the buffer descriptor structures.
  • the embodiments described herein may be implemented as a board level product, as a single chip, application specific integrated circuit (ASIC), or with varying levels of the decoder system integrated with other portions of the system as separate components.
  • the degree of integration of the decoder system will primarily be determined by the speed and cost considerations. Because of the sophisticated nature of modern processor, it is possible to utilize a commercially available processor, which may be implemented external to an ASIC implementation. Alternatively, if the processor is available as an ASIC core or logic block, then the commercially available processor can be implemented as part of an ASIC device wherein certain functions can be implemented in firmware.

Abstract

Presented herein are system(s), method(s), and apparatus for determining the presentation time for a picture without a presentation time stamp. A first and second picture are decoded. The first picture is a reference picture for the second picture. The presentation time for the second pictures is computed as a function of a presentation time and a decode time for the first picture.

Description

    RELATED APPLICATIONS
  • [Not Applicable]
  • FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
  • [Not Applicable]
  • MICROFICHE/COPYRIGHT REFERENCE
  • [Not Applicable]
  • BACKGROUND OF THE INVENTION
  • In MPEG-2 video, a B-picture can be encoded by one picture displayed before, called the forward reference picture and one picture displayed after, called the backward reference picture. Encoded B-pictures are data dependent on these reference pictures. The reference pictures are decoded prior to the B-picture. One of the reference pictures, however is displayed after the B-picture.
  • As a result, the decoding order and the displaying order can be different. The decoder system receives the pictures in the decoding order. After decoding the pictures, the decoder system reorders the pictures into the display order. A display engine displays the reordered pictures.
  • A multimedia program can include a video, multiple audio channels, and data channels. The video, audio channels, and data channels are synchronized to make the program intelligible. Time stamps are used to achieve this synchronization.
  • As noted above, the video pictures have a decoding order and a display time. Decoding time stamps (DTS) indicate the decoding time. Presentation time stamps (PTS) indicate the display order. The video encoder encodes the DTS and PTS into the video program. The DTS and PTS are 33-bit numbers that are driven by a 27 MHz clock.
  • The DTS and PTS add overhead to the transmitted stream. Encoders encode the time stamps on a periodic basis. MPEG allows as much as 700 ms between time stamps. For a display rate of 30 interlaced pictures/sec (60 fields/sec.), there can be as many as 41 consecutive fields without time stamps.
  • A decoder system can interpolate the DTS and PTS values of the pictures without time stamps. The decoding and presentation times are spaced evenly apart. The decoder system can interpolate the decode time because the pictures are provided in decode order. The decoder system interpolates the presentation time by evaluating the type of pictures. However, interpolating the PTS values involves decoding numerous parameters and pictures. This can be unfeasible where a large number of consecutive pictures are without time stamps. This is particular complex in cases where there are a large number of consecutive B-pictures.
  • Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of ordinary skill in the art through comparison of such systems with the present invention as set forth in the remainder of the present application with reference to the drawings.
  • BRIEF SUMMARY OF THE INVENTION
  • Presented herein are system(s), method(s), and apparatus for determining the presentation time for a picture without a presentation time stamp.
  • In one embodiment, there is presented a method for determining a presentation time for pictures. The method comprises decoding a first picture; decoding a second picture, the first picture being a reference picture for the second picture; and computing a presentation time for the second picture, based on a presentation time and a decode time for the first picture.
  • In another embodiment, there is presented a circuit for determining a presentation time for pictures. The circuit comprises a processor and a memory connected to the processor. The memory stores a plurality of executable instructions. The execution of the instructions by the processor causes: decoding a first picture; decoding a second picture, wherein the first picture is a reference picture for the second picture; and computing a presentation time for the second picture, based on a presentation time and a decode time for the first picture.
  • In another embodiment, there is presented a system for determining presentation times for pictures. The system comprises a video decoder, a frame buffer, and a buffer descriptor structure. The video decoder decodes a first picture and a second picture, the first picture being a reference picture for the second picture. The frame buffer stores the first picture. The buffer descriptor structure stores a presentation time and a decode time for the first picture. The video decoder computes a presentation time for the second picture, based on a presentation time and a decode time for the first picture.
  • These and other features and advantages of the present invention may be appreciated from a review of the following detailed description of the present invention, along with the accompanying figures in which like reference numerals refer to like parts throughout.
  • BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS
  • FIG. 1 a illustrates a block diagram of an exemplary Moving Picture Experts Group (MPEG) encoding process, in accordance with an embodiment of the present invention.
  • FIG. 1 b illustrates an exemplary interlaced picture, in accordance with an embodiment of the present invention.
  • FIG. 1 c illustrates an exemplary sequence of pictures in display order.
  • FIG. 1 d illustrates an exemplary sequence of pictures in decoding order.
  • FIG. 2 illustrates a block diagram of an exemplary circuit for decoding the compressed video data, in accordance with an embodiment of the present invention.
  • FIG. 3 is a timing diagram describing the presentation time and decoding times for exemplary pictures.
  • FIG. 4 is a flow diagram for determining a presentation time for a picture, in accordance with an embodiment of the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • FIG. 1 a illustrates a block diagram of an exemplary Moving Picture Experts Group (MPEG) encoding process of video data 101, in accordance with an embodiment of the present invention. The video data 101 comprises a series of pictures 103. Each picture 103 comprises two-dimensional grids of luminance Y, 105, chrominance red Cr, 107, and chrominance blue Cb, 109, pixels.
  • FIG. 1 b is an illustration of a picture 103. A picture 103 can either be captured as an interlaced picture or as a progressive picture. In an interlaced picture 103, the even-numbered lines are captured during one time interval, while the odd-numbered lines are captured during an adjacent time interval. The even-numbered lines form the top field, while the odd-numbered lines form the bottom field of the interlaced picture.
  • Similarly, a display device can display a picture in progressive format or in interlaced format. A progressive display displays the lines of a picture sequentially, while an interlaced display displays one field followed by the other field. In a special case, a progressive picture can be displayed on an interlaced display by displaying the even-numbered lines of the progressive picture followed by the odd-numbered lines, or vice versa.
  • Referring again to FIG. 1 a, the two-dimensional grids are divided into 8×8 blocks, where a group of four blocks or a 16×16 block 113 of luminance pixels Y is associated with a block 115 of chrominance red Cr, and a block 117 of chrominance blue Cb pixels. The block 113 of luminance pixels Y, along with its corresponding block 115 of chrominance red pixels Cr, and block 117 of chrominance blue pixels Cb form a data structure known as a macroblock 111. The macroblock 111 also includes additional parameters, including motion vectors, explained hereinafter. Each macroblock 111 represents image data in a 16×16 block area of the image.
  • The data in the macroblocks 111 is compressed in accordance with algorithms that take advantage of temporal and spatial redundancies. For example, in a motion picture, neighboring pictures 103 usually have many similarities. Motion causes an increase in the differences between pictures, the difference being between corresponding pixels of the pictures, which necessitate utilizing large values for the transformation from one picture to another. The differences between the pictures may be reduced using motion compensation, such that the transformation from picture to picture is minimized. The idea of motion compensation is based on the fact that when an object moves across a screen, the object may appear in different positions in different pictures, but the object itself does not change substantially in appearance, in the sense that the pixels comprising the object have very close values, if not the same, regardless of their position within the picture. Measuring and recording the motion as a vector can reduce the picture differences. The vector can be used during decoding to shift a macroblock 111 of one picture to the appropriate part of another picture, thus creating movement of the object. Hence, instead of encoding the new value for each pixel, a block of pixels can be grouped, and the motion vector, which determines the position of that block of pixels in another picture, is encoded.
  • Accordingly, most of the macroblocks 111 are compared to portions of other pictures 103 (reference pictures). When an appropriate (most similar, i.e. containing the same object(s)) portion of a reference picture 103 is found, the differences between the portion of the reference picture 103 and the macroblock 111 are encoded. The location of the portion in the reference picture 103 is recorded as a motion vector. The encoded difference and the motion vector form part of the data structure encoding the macroblock 111. In the MPEG-2 standard, the macroblocks 111 from one picture 103 (a predicted picture) are limited to prediction from portions of no more than two reference pictures 103. It is noted that pictures 103 used as a reference pictures for a predicted picture 103 can be a predicted picture 103 from other reference pictures 103.
  • The macroblocks 111 representing a picture are grouped into different slice groups 119. The slice group 119 includes the macroblocks 111, as well as additional parameters describing the slice group. Each of the slice groups 119 forming the picture form the data portion of a picture structure 103. The picture 103 includes the slice groups 119 as well as additional parameters that further define the picture 103.
  • The picture 103 also includes a header 103 h storing various parameters that relate to the picture. The parameters may include, for example, a picture structure indicator (picture/top-field/bottom-field), a progressive picture sequence flag (usually comes in transport layer), a progressive picture flag, and a repeat first field parameter. It is noted that in varying standards there may be additional or less parameters.
  • The progressive picture parameter indicates whether the picture has been encoded as a progressive picture. If the bit is set, the picture has been encoded as a progressive picture. If the bit is not set, the picture has been encoded as an interlaced picture.
  • The picture structure parameter specifies the picture structure corresponding to the image buffer. Pan scan vectors specify the displayable part of the picture. The aspect ratio indicates the aspect ratio of the image buffer. The decode and display horizontal size parameters indicate the decoded and the displayable horizontal sizes of the image buffer, respectively.
  • The repeat first field is a one-bit parameter that specifies whether the first displayed field of the picture is to be redisplayed after the second field, for an interlaced sequence. The repeat first field is used to display motion picture standard material on a National Television Standard Committee (NTSC) display. The motion picture standard material includes 24 progressive pictures per second. The national television standard displays 60 fields per second. To display the motion picture standard material on the NTSC display, a technique known as 3:2 pull down is used.
  • In 3:2 pulldown, the even numbered lines and odd-numbered lines form the top field and bottom field, respectively. Two pictures or four pictures from the motion picture standard material correspond to 2.5 picture periods or 5 field periods for the NTSC display. For every two progressive motion picture standard pictures, four fields are generated. One of the fields from the second picture is repeated. The repeat first field indicates whether the first field is repeated.
  • I0, B2, B3, P1, B5, B6, and P4, FIG. 1 c, are exemplary pictures. The arrows illustrate the temporal prediction dependence of each picture. For example, picture B2 is dependent on reference pictures I0, and P1. Pictures coded using temporal redundancy with respect to exclusively earlier pictures of the video sequence are known as predicted pictures (or P-pictures), for example picture P1 is coded using reference picture I0. Pictures coded using temporal redundancy with respect to earlier and/or later pictures of the video sequence are known as bi-directional pictures (or B-pictures), for example, pictures B2 is coded using pictures I0 and P1. Pictures not coded using temporal redundancy are known as I-pictures, for example I0. In the MPEG-2 standard, I-pictures and P-pictures are also referred to as reference pictures.
  • The foregoing data dependency among the pictures requires decoding of certain pictures prior to others. Additionally, the use of later pictures as reference pictures for previous pictures requires that the later picture is decoded prior to the previous picture. As a result, the pictures cannot be decoded in temporal display order, i.e. the pictures may be decoded in a different order than the order in which they will be displayed on the screen. Accordingly, the pictures are transmitted in data dependent order, and the decoder reorders the pictures for presentation after decoding. I0, P1, B2, B3, P4, B5, B6, FIG. 1 d, represent the pictures in data dependent and decoding order, different from the display order seen in FIG. 1 c.
  • Referring again to FIG. 1 a, the pictures are then grouped together as a group of pictures (GOP) 123. The GOP 123 also includes additional parameters further describing the GOP. Groups of pictures 123 are then stored, forming what is known as a video elementary stream (VES) 125. The VES 125 is then packetized to form a packetized elementary sequence 130. The packetized elementary sequence 130 includes packets of varying length.
  • The packets 130 include a header 130 h storing a number of parameters. The parameters can include decode time stamps (DTS) and presentation time stamps (PTS). The DTS indicates the decoding order. The PTS indicates the display order. Encoders encode the time stamps into the PES headers on a periodic basis. MPEG allows as much as 700 ms between time stamps. For a display rate of 30 interlaced pictures/sec (60 fields/sec.), there can be as many as 41 consecutive fields without time stamps. Flags in the PES header 130 h indicate the presence of the PTS and DTS.
  • The packetized elementary sequence 130 is then packetized into uniform length packets 135. Each packet 135 is then associated with a transport header, forming what are known as transport packets. The transport packets 135 can be multiplexed with other transport packets 135 carrying other content, such as another video elementary stream 125 or an audio elementary stream. The multiplexed transport packets form what is known as a transport stream. The transport stream is transmitted over a communication medium for decoding and displaying.
  • FIG. 2 illustrates a block diagram of an exemplary circuit for decoding the compressed video data, in accordance with an embodiment of the present invention. Data is received and stored in a presentation buffer 201 within a Synchronous Dynamic Random Access Memory (SDRAM) 202. The data can be received from either a communication channel or from a local memory, such as, for example, a hard disc or a DVD.
  • The data output from the presentation buffer 201 is then passed to a data transport processor 205. The data transport processor 205 demultiplexes the transport stream into packetized elementary stream constituents, and passes the audio transport stream to an audio section 215 and the video transport stream to a video transport processor 207 and then to a compressed data buffer 208 for a video decoder 209. The audio data is then sent to the output blocks, and the video is sent to a display engine 211.
  • The display engine 211 scales the video picture, renders the graphics, and constructs the complete display. Once the display is ready to be presented, it is passed to a video encoder 216 where it is converted to analog video using a digital to analog converter (DAC) 217.
  • The video decoder 209 decodes at least one picture, I0, B1, B2, P3, B4, B5, P6, . . . , during each picture display period, in the absence of Personal Video Recording (PVR) modes when live decoding is turned on. Due to the presence of the B-pictures, B1, B2, the video decoder 209 decodes the pictures, I0, B1, B2, P3, B4, B5, P6, . . . , in an order that is different from the display order. The video decoder 209 decodes each of the reference pictures, e.g., I0, P3, prior to each picture that is predicted from the reference picture. For example, the video decoder 209 decodes I0, B1, B2, P3, in the order, I0, P3, B1, and B2. After decoding I0 and P3, the video decoder 209 applies the offsets and displacements stored in B1 and B2, to the decoded I0 and P3, to decode B1 and B2. In order to apply the offset contained in B1 and B2, to the decoded I0 and P3, the video decoder 209 stores decoded I0 and P3 in memory known as frame buffers 210. The display engine 211, then displays the decoded images onto a display device, e.g. monitor, television screen, etc., at the proper time and at the correct spatial and temporal resolution.
  • Since the images are not decoded in the same order in which they are displayed, the display engine 211 lags behind the video decoder 209 by a delay time. In some cases the delay time may be constant. Accordingly, the video decoder 209 writes the decoded images in frame buffers 210 so that the display engine 211 can display them at the appropriate time. Additionally, the video decoder 209 writes parameters associated with the decoded pictures in buffer descriptor structures 212. These parameters include the Presentation Time Stamp (PTS), the Decode Time Stamp (DTS), repeat first field, and top field first parameters, to name a few.
  • The display engine 211 uses the PTS to determine when to display the decoded pictures. However, not every picture has a PTS. Where a pictures does not have a PTS, the video decoder 209 calculates the presentation time and writes the presentation time for the picture in the buffer descriptor structures 220. The video decoder 209 calculates the PTS based on the DTS and PTS of future reference pictures, and repeat first field parameters, and writes the calculated presentation time to the buffer descriptor structures 220. The computation will now be described.
  • Referring now to FIG. 3, there is illustrated a graph describing the decoding and presentation times for an exemplary set of pictures, Pn, . . . Im, Bm+1, Bm+2, Pm+3, Bm+4, Bm+5, . . . , where the subscripts indicate the decoding order. Picture Pn is from a previous sequence that the video decoder 209 did not encounter, and the video decoder 209 locks onto the sequence starting I0. The display sequence is Pn, Bm+1, Bm+2, Im, Bm+4, Bm+5, Pm+3.
  • It would not be possible to determine the PTS value of picture Bm+1 from Pn, because picture Pn is from a previous sequence that the video decoder 209 did not encounter. It may be possible to compute the PTS value of picture Bm+1 from Pm+3. However, in order to compute the PTS for Bm+1, information about picture Bm+2 and Pm+3 is needed. If the number of B pictures is increased, the number of frames that would need to be examined also increases.
  • Picture Bm+1 is predicted from picture Im. Because Im is displayed after Bm+1, Im is the future reference picture for Bm+1. Therefore, Im and information associated with Im are stored in frame buffers and buffer descriptor structures, during decoding of Bm+1.
  • As can be seen, I and P pictures are displayed when the subsequent I or P picture is decoded. Therefore, the difference between the PTS and DTS associated with an I or P picture indicates the total number of displayable fields between the previous I or P picture and the current I or P picture. For example, the difference between the PTS and DTS associated with Im indicates the number of pictures between the previous I or P picture, Pn, and In. The difference between the PTS and DTS is the time required to display 6 fields. Therefore:
    PTS for B m+1 =DTS of picture I m+2*Time to Display Field
  • It is preferable to calculate the PTS for a Bm+1 from the future prediction picture, Im, because the future reference picture is normally stored in a frame buffer when decoding a predicted picture. Therefore, no additional memory is required. Additionally, the PTS for Bm+1 can be determined without information regarding subsequent pictures, Bm+2 and Pm+3.
  • Below is a decision table, indicating the decisions made by the video decoder 209, based on the PTS and DTS of a future reference picture, the repeat first field parameter.
    PTS − DTS Presentation
    Im/Pm picture RFF − Bm+1 Time Picture Sequence
    6 fields X DTS + 2 Field Pn = F, Bm+1 = F,
    (3 frames) time Bm+2 = F
    7 fields 0 DTS + 2 Field Pn = F, Bm+1 = F,
    (3.5 frames) time Bm+2 = TBT
    7 fields 1 DTS + 2 Field Pn = F, Bm+1 = TBT,
    (3.5 frames) time Bm+2 = F
    8 fields 0 DTS + 3 Field Pn = TBT, Bm+1 = F,
    (4 frames) time Bm+2 = TBT
    8 fields 1 DTS + 2 Field Pn = F, Bm+1 = TBT,
    (4 frames) time Bm+2 = BTB
    9 fields X DTS + 3 Field Pn = TBT, Bm+1 = TBT,
    (4.5 frames) time Bm+2 = TBT
    >9 fields X Default:
    DTS + 2 Field time

    T = Top Field,

    B = Bottom Field,

    F = Frame/(Pair of Fields),

    X = Don't Care
  • Referring now to FIG. 4, there is illustrated a flow diagram for determining the presentation time for B-picture, Bm+1, following an I/P picture, Im or Pm, in accordance with an embodiment of the present invention. At 405, the video decoder 209 decodes picture I/Pm, writing the decoded picture to the frame buffers, and parameters associated with the picture to buffer descriptor structures. At 410, the video decoder 209 decodes picture Bm+1. At 415, the video decoder 209 determines whether picture Bm+1 includes a PTS. If picture Bm+1 includes a PTS, the video decoder 209 uses the PTS as the presentation time and writes the PTS to the buffer descriptor structures at 420.
  • If the picture Bm+1 does include a PTS, at 425 the video decoder 209 computes the difference between the PTS and DTS associated with picture I/Pm. If the difference is 6 or 7 times the display time for a field, at 430 or 435, respectively, the video decoder 209 calculates at 440 or 445, the presentation time as the DTS of I/Pm+2 field display times and writes the foregoing for the PTS in the buffer descriptor structures.
  • If the difference is 8 times the display time for a field, at 450, the video decoder 209 examines the repeat first field parameter for Bm+1 and determines (455) whether the parameter is 0 or not. If 0, the video decoder 209 calculates at 460 the presentation time as the DTS of I/Pm+3 field display times and writes the foregoing for the PTS in the buffer descriptor structures. If 1, the video decoder 209 calculates at 465 the presentation time as the DTS of I/Pm+2 field display times and writes the foregoing for the PTS in the buffer descriptor structures.
  • If the difference is 9 times the display time for a field at 470, the video decoder 209 calculates at 475, the presentation time as the DTS of I/Pm+3 field display times and writes the foregoing for the PTS in the buffer descriptor structures.
  • If the difference is other than 6-9 field display times, the video decoder 209 calculates at 480, the presentation time as the DTS of I/Pm+2 field display times and writes the foregoing for the PTS in the buffer descriptor structures.
  • The embodiments described herein may be implemented as a board level product, as a single chip, application specific integrated circuit (ASIC), or with varying levels of the decoder system integrated with other portions of the system as separate components. The degree of integration of the decoder system will primarily be determined by the speed and cost considerations. Because of the sophisticated nature of modern processor, it is possible to utilize a commercially available processor, which may be implemented external to an ASIC implementation. Alternatively, if the processor is available as an ASIC core or logic block, then the commercially available processor can be implemented as part of an ASIC device wherein certain functions can be implemented in firmware.
  • While the present invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiment disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims.

Claims (15)

1. A method for determining a presentation time for pictures, said method comprising:
decoding a first picture;
decoding a second picture, the first picture being a reference picture for the second picture; and
computing a presentation time for the second picture based on a presentation time and a decode time for the first picture.
2. The method of claim 1, wherein the first picture is a future reference picture for the second picture.
3. The method of claim 1, wherein the first picture is associated with a presentation time stamp indicating the presentation time for the first picture, and a decode time stamp indicating the decode time for the first picture.
4. The method of claim 1, wherein the presentation time is based on the difference between the presentation time and the decode time for the first picture.
5. The method of claim 4, wherein the presentation time is also based on a repeat first field parameter.
6. A circuit for determining a presentation time for pictures, said circuit comprising:
a processor; and
a memory connected to the processor, said memory storing a plurality of executable instructions, wherein execution of the instructions by the processor causes:
decoding a first picture;
decoding a second picture, wherein the first picture being a reference picture for the second picture; and
computing a presentation time for the second picture based on a presentation time and a decode time for the first picture.
7. The circuit of claim 6, wherein the first picture is a future reference picture for the second picture.
8. The circuit of claim 6, wherein the first picture is associated with a presentation time stamp indicating the presentation time for the first picture, and a decode time stamp indicating the decode time for the first picture.
9. The circuit of claim 6, wherein the presentation time is based on the difference between the presentation time and the decode time for the first picture.
10. The circuit of claim 9, wherein the presentation time is also based on a repeat first field parameter.
11. A system for determining a presentation time for pictures, said system comprising:
a video decoder for decoding a first picture and decoding a second picture, the first picture being a reference picture for the second picture;
a frame buffer for storing the first picture;
a buffer descriptor structure for storing a presentation time and a decode time for the first picture;
wherein the video decoder computes a presentation time for the second picture based on a presentation time and a decode time for the first picture.
12. The system of claim 11, wherein the first picture is a future reference picture for the second picture.
13. The system of claim 11, wherein the first picture is associated with a presentation time stamp indicating the presentation time for the first picture, and a decode time stamp indicating the decode time for the first picture.
14. The system of claim 11, wherein the presentation time is based on the difference between the presentation time and the decode time for the first picture.
15. The system of claim 14, wherein the presentation time is also based on a repeat first field parameter.
US11/024,561 2002-07-17 2004-12-22 System, method, and apparatus for determining presentation time for picture without presentation time stamp Active 2029-07-08 US9948977B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US11/024,561 US9948977B2 (en) 2003-01-09 2004-12-22 System, method, and apparatus for determining presentation time for picture without presentation time stamp
US15/954,052 US10448084B2 (en) 2002-07-17 2018-04-16 System, method, and apparatus for determining presentation time for picture without presentation time stamp

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/340,061 US7787539B2 (en) 2002-07-17 2003-01-09 Decoding and presentation time stamps for MPEG-4 advanced video coding
US11/024,561 US9948977B2 (en) 2003-01-09 2004-12-22 System, method, and apparatus for determining presentation time for picture without presentation time stamp

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/340,061 Continuation-In-Part US7787539B2 (en) 2002-07-17 2003-01-09 Decoding and presentation time stamps for MPEG-4 advanced video coding

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/954,052 Continuation US10448084B2 (en) 2002-07-17 2018-04-16 System, method, and apparatus for determining presentation time for picture without presentation time stamp

Publications (3)

Publication Number Publication Date
US20060133515A1 US20060133515A1 (en) 2006-06-22
US20110064148A9 true US20110064148A9 (en) 2011-03-17
US9948977B2 US9948977B2 (en) 2018-04-17

Family

ID=36595735

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/024,561 Active 2029-07-08 US9948977B2 (en) 2002-07-17 2004-12-22 System, method, and apparatus for determining presentation time for picture without presentation time stamp
US15/954,052 Expired - Fee Related US10448084B2 (en) 2002-07-17 2018-04-16 System, method, and apparatus for determining presentation time for picture without presentation time stamp

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/954,052 Expired - Fee Related US10448084B2 (en) 2002-07-17 2018-04-16 System, method, and apparatus for determining presentation time for picture without presentation time stamp

Country Status (1)

Country Link
US (2) US9948977B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060150071A1 (en) * 2005-01-05 2006-07-06 Microsoft Corporation Software-based video rendering
US7519845B2 (en) * 2005-01-05 2009-04-14 Microsoft Corporation Software-based audio rendering
WO2013190789A1 (en) * 2012-06-22 2013-12-27 ソニー株式会社 Reception device, and synchronous processing method therefor
JP7346124B2 (en) 2019-07-19 2023-09-19 日本放送協会 Video processing device and video processing program

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6061399A (en) * 1997-05-28 2000-05-09 Sarnoff Corporation Method and apparatus for information stream frame synchronization
US6081299A (en) * 1998-02-20 2000-06-27 International Business Machines Corporation Methods and systems for encoding real time multimedia data
US6320909B1 (en) * 1995-05-09 2001-11-20 Mitsubishi Denki Kabushiki Kaisha Picture decoding and display unit including a memory having reduce storage capacity for storing pixel data
US6438169B1 (en) * 1998-03-05 2002-08-20 Sony Corporation Video signal compressing method and apparatus, and compressed data multiplexing method and apparatus
US6542549B1 (en) * 1998-10-13 2003-04-01 Matsushita Electric Industrial Co., Ltd. Method and model for regulating the computational and memory requirements of a compressed bitstream in a video decoder
US20030067989A1 (en) * 1997-07-25 2003-04-10 Sony Corporation System method and apparatus for seamlessly splicing data
US20030138051A1 (en) * 2002-01-22 2003-07-24 Chen Sherman (Xuemin) System and method of transmission and reception of video using compressed differential time stamps
US6671323B1 (en) * 1999-02-05 2003-12-30 Sony Corporation Encoding device, encoding method, decoding device, decoding method, coding system and coding method
US6674801B1 (en) * 1997-08-08 2004-01-06 Samsung Electronics Co., Ltd. Circuit for synchronizing picture and method therefor
US20040013270A1 (en) * 2002-07-22 2004-01-22 Byungjun Bae Apparatus and method for converting contents
US6738427B2 (en) * 2000-09-15 2004-05-18 International Business Machines Corporation System and method of processing MPEG streams for timecode packet insertion
US20040165665A1 (en) * 1999-09-20 2004-08-26 Hideaki Harumoto System stream creating apparatus which adjusts system clock reference based on total number of pictures to be stored and decoded during certain time period
US6865747B1 (en) * 1999-04-01 2005-03-08 Digital Video Express, L.P. High definition media storage structure and playback mechanism
US20060098742A1 (en) * 2002-12-04 2006-05-11 Ramanathan Meenakshisundaram Method of automatically testing audio-video synchronization

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5771075A (en) * 1994-12-08 1998-06-23 Lg Electronics Inc. Audio/video synchronizer

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6320909B1 (en) * 1995-05-09 2001-11-20 Mitsubishi Denki Kabushiki Kaisha Picture decoding and display unit including a memory having reduce storage capacity for storing pixel data
US6061399A (en) * 1997-05-28 2000-05-09 Sarnoff Corporation Method and apparatus for information stream frame synchronization
US20030067989A1 (en) * 1997-07-25 2003-04-10 Sony Corporation System method and apparatus for seamlessly splicing data
US6674801B1 (en) * 1997-08-08 2004-01-06 Samsung Electronics Co., Ltd. Circuit for synchronizing picture and method therefor
US6081299A (en) * 1998-02-20 2000-06-27 International Business Machines Corporation Methods and systems for encoding real time multimedia data
US6438169B1 (en) * 1998-03-05 2002-08-20 Sony Corporation Video signal compressing method and apparatus, and compressed data multiplexing method and apparatus
US6542549B1 (en) * 1998-10-13 2003-04-01 Matsushita Electric Industrial Co., Ltd. Method and model for regulating the computational and memory requirements of a compressed bitstream in a video decoder
US6671323B1 (en) * 1999-02-05 2003-12-30 Sony Corporation Encoding device, encoding method, decoding device, decoding method, coding system and coding method
US6865747B1 (en) * 1999-04-01 2005-03-08 Digital Video Express, L.P. High definition media storage structure and playback mechanism
US20040165665A1 (en) * 1999-09-20 2004-08-26 Hideaki Harumoto System stream creating apparatus which adjusts system clock reference based on total number of pictures to be stored and decoded during certain time period
US6738427B2 (en) * 2000-09-15 2004-05-18 International Business Machines Corporation System and method of processing MPEG streams for timecode packet insertion
US20030138051A1 (en) * 2002-01-22 2003-07-24 Chen Sherman (Xuemin) System and method of transmission and reception of video using compressed differential time stamps
US20040013270A1 (en) * 2002-07-22 2004-01-22 Byungjun Bae Apparatus and method for converting contents
US20060098742A1 (en) * 2002-12-04 2006-05-11 Ramanathan Meenakshisundaram Method of automatically testing audio-video synchronization

Also Published As

Publication number Publication date
US10448084B2 (en) 2019-10-15
US20180255344A1 (en) 2018-09-06
US9948977B2 (en) 2018-04-17
US20060133515A1 (en) 2006-06-22

Similar Documents

Publication Publication Date Title
US10448084B2 (en) System, method, and apparatus for determining presentation time for picture without presentation time stamp
US7391811B2 (en) Stereoscopic image encoding and decoding device multiplexing high resolution added images
US8995536B2 (en) System and method for audio/video synchronization
KR20010022752A (en) Trick play signal generation for a digital video recorder
JP3789048B2 (en) Video re-encoding device
US8068171B2 (en) High speed for digital video
US9185407B2 (en) Displaying audio data and video data
US8077778B2 (en) Video display and decode utilizing off-chip processor and DRAM
WO2002087232A1 (en) Method and device for generating a video signal
US20050286639A1 (en) Pause and freeze for digital video streams
US8165196B2 (en) System, method, and apparatus for display manager
US7133046B2 (en) System, method, and apparatus for display manager
US20040066466A1 (en) Progressive conversion of interlaced video based on coded bitstream analysis
US20060239359A1 (en) System, method, and apparatus for pause and picture advance
US20050094034A1 (en) System and method for simultaneously scanning video for different size pictures
US20040264579A1 (en) System, method, and apparatus for displaying a plurality of video streams
JP2001128165A (en) Device and system for switching video signal
JP3962053B2 (en) Video re-encoding device
US20040258160A1 (en) System, method, and apparatus for decoupling video decoder and display engine
US20070216808A1 (en) System, method, and apparatus for scaling pictures
US20130315310A1 (en) Delta frame buffers
US7301582B2 (en) Line address computer for providing line addresses in multiple contexts for interlaced to progressive conversion
US7193656B2 (en) Line address computer for providing coefficients to a chroma filter
US20060062388A1 (en) System and method for command for fast I-picture rewind
US20050007490A1 (en) Scaling by early deinterlacing

Legal Events

Date Code Title Description
AS Assignment

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MPR, SRINIVAS;CHEN, SHERMAN;BHATIA, SANDEEP;SIGNING DATES FROM 20041217 TO 20041222;REEL/FRAME:016144/0203

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SRINIVAS MPR;CHEN, SHERMAN;BHATIA, SANDEEP;REEL/FRAME:016144/0253;SIGNING DATES FROM 20041217 TO 20041222

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MPR, SRINIVAS;CHEN, SHERMAN;BHATIA, SANDEEP;REEL/FRAME:016144/0203;SIGNING DATES FROM 20041217 TO 20041222

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SRINIVAS MPR;CHEN, SHERMAN;BHATIA, SANDEEP;SIGNING DATES FROM 20041217 TO 20041222;REEL/FRAME:016144/0253

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001

Effective date: 20160201

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001

Effective date: 20160201

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001

Effective date: 20170120

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001

Effective date: 20170120

AS Assignment

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001

Effective date: 20170119

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PETITION RELATED TO MAINTENANCE FEES GRANTED (ORIGINAL EVENT CODE: PTGR)

AS Assignment

Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE

Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047422/0464

Effective date: 20180509

AS Assignment

Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:048883/0702

Effective date: 20180905

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4