US20110121409A1 - Field effect transistors, methods of fabricating a carbon-insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor - Google Patents
Field effect transistors, methods of fabricating a carbon-insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor Download PDFInfo
- Publication number
- US20110121409A1 US20110121409A1 US12/923,240 US92324010A US2011121409A1 US 20110121409 A1 US20110121409 A1 US 20110121409A1 US 92324010 A US92324010 A US 92324010A US 2011121409 A1 US2011121409 A1 US 2011121409A1
- Authority
- US
- United States
- Prior art keywords
- carbon
- layer
- substrate
- insulating layer
- chamber
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 43
- 238000001451 molecular beam epitaxy Methods 0.000 title claims abstract description 28
- 230000005669 field effect Effects 0.000 title claims abstract description 23
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims abstract description 130
- 229910052799 carbon Inorganic materials 0.000 claims abstract description 109
- 239000000758 substrate Substances 0.000 claims abstract description 85
- 229910003481 amorphous carbon Inorganic materials 0.000 claims abstract description 11
- 230000008569 process Effects 0.000 claims abstract description 7
- 238000000407 epitaxy Methods 0.000 claims abstract description 4
- 239000000463 material Substances 0.000 claims description 20
- 229910021389 graphene Inorganic materials 0.000 claims description 18
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 15
- 238000004519 manufacturing process Methods 0.000 claims description 15
- VNWKTOKETHGBQD-UHFFFAOYSA-N methane Chemical compound C VNWKTOKETHGBQD-UHFFFAOYSA-N 0.000 claims description 12
- HJUGFYREWKUQJT-UHFFFAOYSA-N tetrabromomethane Chemical compound BrC(Br)(Br)Br HJUGFYREWKUQJT-UHFFFAOYSA-N 0.000 claims description 12
- 239000000395 magnesium oxide Substances 0.000 claims description 10
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 claims description 10
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 claims description 10
- VGGSQFUCUMXWEO-UHFFFAOYSA-N Ethene Chemical compound C=C VGGSQFUCUMXWEO-UHFFFAOYSA-N 0.000 claims description 9
- 125000004432 carbon atom Chemical group C* 0.000 claims description 9
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 claims description 7
- 229910052594 sapphire Inorganic materials 0.000 claims description 6
- 239000010980 sapphire Substances 0.000 claims description 6
- 239000004065 semiconductor Substances 0.000 claims description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 4
- MDPILPRLPQYEEN-UHFFFAOYSA-N aluminium arsenide Chemical compound [As]#[Al] MDPILPRLPQYEEN-UHFFFAOYSA-N 0.000 claims description 4
- 229910052733 gallium Inorganic materials 0.000 claims description 4
- 239000005977 Ethylene Substances 0.000 claims description 3
- 229910052751 metal Inorganic materials 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 2
- 239000000377 silicon dioxide Substances 0.000 claims 5
- 238000000059 patterning Methods 0.000 claims 3
- 235000012239 silicon dioxide Nutrition 0.000 claims 2
- 239000010410 layer Substances 0.000 description 138
- 239000002356 single layer Substances 0.000 description 14
- 238000010586 diagram Methods 0.000 description 8
- 238000002128 reflection high energy electron diffraction Methods 0.000 description 8
- 238000010438 heat treatment Methods 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 4
- 238000011065 in-situ storage Methods 0.000 description 4
- 230000008022 sublimation Effects 0.000 description 4
- 238000000859 sublimation Methods 0.000 description 4
- 229910002804 graphite Inorganic materials 0.000 description 3
- 239000010439 graphite Substances 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003054 catalyst Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- HTXDPTMKBJXEOW-UHFFFAOYSA-N dioxoiridium Chemical compound O=[Ir]=O HTXDPTMKBJXEOW-UHFFFAOYSA-N 0.000 description 1
- 238000005566 electron beam evaporation Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- YBMRDBCBODYGJE-UHFFFAOYSA-N germanium oxide Inorganic materials O=[Ge]=O YBMRDBCBODYGJE-UHFFFAOYSA-N 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 229910000457 iridium oxide Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- PVADDRMAFCOOPC-UHFFFAOYSA-N oxogermanium Chemical compound [Ge]=O PVADDRMAFCOOPC-UHFFFAOYSA-N 0.000 description 1
- 229910001925 ruthenium oxide Inorganic materials 0.000 description 1
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3146—Carbon layers, e.g. diamond-like layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02115—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material being carbon, e.g. alpha-C, diamond or hydrogen doped carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02269—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by thermal evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/02444—Carbon, e.g. diamond-like carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02527—Carbon, e.g. diamond-like carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02631—Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78681—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1606—Graphene
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Thin Film Transistor (AREA)
- Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
Abstract
Description
- This application claims the benefit of priority under 35 U.S.C. §119 from Korean Patent Application No. 10-2009-0113361, filed on Nov. 23, 2009, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
- 1. Field
- Example embodiments relate to field effect transistors, methods of fabricating a carbon insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor using the same.
- 2. Description of the Related Art
- Graphene is electrically, mechanically and chemically stable, and highly conductive. As such, graphene is used as a basic material in an electronic circuit. In general, graphene is prepared by chemical vapor deposition wherein a carbon source is provided on a metal catalyst layer, or by thermally decomposing a silicon carbide (SiC) substrate.
- A passive insulating layer is easily formed on a silicon substrate by natural oxidation, or heat treatment. However, it is difficult to form an insulating layer on other substrates (e.g., a germanium (Ge) substrate, or a gallium arsenide (GaAs) substrate) by heat treatment or oxidation.
- Molecular beam epitaxy (MBE) is used to form a solid thin film layer using vacuum deposition. MBE is carried out under ultra-high vacuum, and evaporated materials adhere onto a substrate without collision with one another.
- Example embodiments relate to field effect transistors, methods of fabricating a carbon insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor using the same.
- Provided are field effect transistors including a gate insulating layer formed using the method of fabricating a carbon insulating layer.
- Additional aspects will be set forth in part in the description which follows and, in part, will be apparent from the description, or may be learned by practice of the presented embodiments.
- According to example embodiments, a method of fabricating a carbon insulating layer using molecular beam epitaxy includes disposing a substrate in a molecular beam epitaxy chamber, maintaining the substrate at a temperature in a range of about 300° C. to about 500° C., and maintaining the chamber in (or under) a high vacuum of 10−11 Torr or less, and supplying a carbon source into the chamber to form a carbon insulating layer on the substrate. The carbon insulating layer is formed of diamond-like carbon and tetrahedral amorphous carbon.
- The substrate may be formed of at least one material selected from the group consisting of gallium arsenide (GaAs), gallium aluminium arsenide (GaAlAs), silicon (Si), magnesium oxide (MgO), silicon oxide (SiO2), sapphire and combinations thereof.
- The carbon source may be at least one selected from the group consisting of carbon tetrabromide (CBr4), ethylene (C2H4), carbon atoms, methane (CH4) combinations thereof. Supplying the carbon source includes supplying the carbon source into the chamber to maintain the chamber in a vacuum of about 10−8 Torr to about 10−8 Torr.
- The method may include forming a second layer on the substrate, or on the carbon insulating layer. The second layer may be selected from the group consisting of a metal layer, a graphene layer, a semiconductor layer and combinations thereof.
- Forming the second layer includes maintaining the substrate at a temperature in a range of about 500° C. to about 800° C.
- According to example embodiments, a method of fabricating a field effect transistor includes disposing a substrate in a molecular beam epitaxy chamber, supplying a source for a channel forming layer into the chamber to form the channel forming layer on the substrate, and supplying a carbon source to the chamber to form a carbon insulating layer on the substrate. The carbon insulating layer is formed of diamond-like carbon and tetrahedral amorphous carbon. The substrate is taken out of the chamber, and then sequentially the carbon insulating layer and the channel forming layer are patterned to form a gate insulating layer and a channel layer. A gate electrode is formed on the gate insulating layer, and a source electrode and a drain electrode are formed on both (or opposing) sides of the channel layer so as to respectively contact both ends of the channel layer.
- According to example embodiments, a method of fabricating a field effect transistor includes disposing a substrate in a molecular beam epitaxy chamber, supplying a source for a channel forming layer into the chamber to form the channel forming layer on the substrate, and supplying a carbon source to the chamber to form a carbon insulating layer on the substrate. The carbon insulating layer is formed of diamond-like carbon and tetrahedral amorphous carbon. The substrate is taken out of the chamber, and then a conductive layer is formed on the carbon insulating layer. The conductive layer and the carbon insulating layer are sequentially patterned to form a gate electrode and a gate insulating layer. A source electrode and a drain electrode are formed so as to respectively contact both (or opposing) ends of channel layer.
- According to example embodiments, a field effect transistor includes a channel layer on a substrate, a gate insulating layer formed on the channel layer. The gate insulating layer is formed of diamond-like carbon and tetrahedral amorphous carbon. A gate electrode is formed on the gate insulating layer. A source electrode and drain electrode are respectively formed on both (or opposing) sides of the channel layer so as to respectively contact both ends of the channel layer.
- The channel layer may be a graphene layer, or a Group III-V material layer.
- These and/or other aspects will become apparent and more readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
-
FIG. 1 is a schematic diagram of a molecular beam epitaxy apparatus according to example embodiments; -
FIGS. 2A and 2B are diagrams illustrating a method of fabricating a carbon insulating layer using molecular beam epitaxy according to example embodiments; -
FIGS. 3A through 3D are diagrams illustrating a method of fabricating a field effect transistor according to example embodiments; and -
FIGS. 4A through 4C are diagrams illustrating a method of fabricating a field effect transistor according to example embodiments. - Various example embodiments will now be described more fully with reference to the accompanying drawings in which some example embodiments are shown. However, specific structural and functional details disclosed herein are merely representative for purposes of describing example embodiments. Thus, the invention may be embodied in many alternate forms and should not be construed as limited to only example embodiments set forth herein. Therefore, it should be understood that there is no intent to limit example embodiments to the particular forms disclosed, but on the contrary, example embodiments are to cover all modifications, equivalents, and alternatives falling within the scope of the invention.
- In the drawings, the thicknesses of layers and regions may be exaggerated for clarity, and like numbers refer to like elements throughout the description of the figures.
- Although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of example embodiments. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
- It will be understood that, if an element is referred to as being “connected” or “coupled” to another element, it can be directly connected, or coupled, to the other element or intervening elements may be present. In contrast, if an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Other words used to describe the relationship between elements should be interpreted in a like fashion (e.g., “between” versus “directly between,” “adjacent” versus “directly adjacent,” etc.).
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes” and/or “including,” if used herein, specify the presence of stated features, integers, steps, operations, elements and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components and/or groups thereof.
- Spatially relative terms (e.g., “beneath,” “below,” “lower,” “above,” “upper” and the like) may be used herein for ease of description to describe one element or a relationship between a feature and another element or feature as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, for example, the term “below” can encompass both an orientation that is above, as well as, below. The device may be otherwise oriented (rotated 90 degrees or viewed or referenced at other orientations) and the spatially relative descriptors used herein should be interpreted accordingly.
- Example embodiments are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures). As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, may be expected. Thus, example embodiments should not be construed as limited to the particular shapes of regions illustrated herein but may include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle may have rounded or curved features and/or a gradient (e.g., of implant concentration) at its edges rather than an abrupt change from an implanted region to a non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation may take place. Thus, the regions illustrated in the figures are schematic in nature and their shapes do not necessarily illustrate the actual shape of a region of a device and do not limit the scope.
- It should also be noted that in some alternative implementations, the functions/acts noted may occur out of the order noted in the figures. For example, two figures shown in succession may in fact be executed substantially concurrently or may sometimes be executed in the reverse order, depending upon the functionality/acts involved.
- In order to more specifically describe example embodiments, various aspects will be described in detail with reference to the attached drawings. However, the present invention is not limited to example embodiments described.
- Example embodiments relate to field effect transistors, methods of fabricating a carbon insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor using the same.
-
FIG. 1 is a schematic diagram of a molecularbeam epitaxy apparatus 100 according to example embodiments. - Referring to
FIG. 1 , the molecularbeam epitaxy apparatus 100 includes asubstrate holder 130 for mounting asubstrate 120 in achamber 110, aheater 140 for heating thesubstrate 120, afirst source supplier 151 for supplying a first source onto thesubstrate 120, and asecond source supplier 152 for supplying a second source onto thesubstrate 120. Each of thefirst source supplier 151 and thesecond source supplier 152 includes a shutter (not shown) that selectively blocks the supply of each of the first and second sources. - The molecular
beam epitaxy apparatus 100 includes a reflection high energy electron diffraction (RHEED)apparatus 160 attached thereto. The reflection high energy electron diffraction (RHEED)apparatus 160 may monitor a process of forming a single layer of an epi-layer during epitaxial growth. In other words, it can be observed that a material in-situ from the first source supplier 151 (e.g., graphene) is formed as a single layer. When only a single layer of graphene is grown, the supply of the first source from thefirst source supplier 151 is blocked by the shutter after the termination of the growth of the single layer of graphene. - Although not illustrated in
FIG. 1 , thechamber 100 includes a controller for measuring the temperature of theheater 140 and for controlling the temperature of theheater 140 to a desired temperature. Thechamber 100 includes a vacuum pump (not shown) for exhausting a gas in thechamber 110 to the outside. The controller and the vacuum pump are connected to thechamber 110. -
FIGS. 2A and 2B are diagrams illustrating a method of fabricating a carbon insulating layer using molecular beam epitaxy according to example embodiments. - Hereinafter, like reference numerals in
FIGS. 2A and 2B refer to the like elements inFIG. 1 , and therefore a detailed description thereof is not provided herein for the sake of brevity. - Referring to
FIG. 2A , thesubstrate 120 is disposed on thesubstrate holder 130 in thechamber 110. Thesubstrate 120 may be a substrate made of any one material of gallium arsenide (GaAs), gallium aluminium arsenide (GaAlAs), silicon (Si), magnesium oxide (MgO), silicon oxide (SiO2), sapphire and combinations thereof. An atmosphere in thechamber 110 is controlled. The temperature of thesubstrate 120 is maintained in the range of about 300° C. to about 500° C. using theheater 140, and the vacuum in thechamber 110 is maintained at approximately 10−11 Torr or less using the vacuum pump before performing an epitaxy process. When the temperature of thesubstrate 120 is 300° C. or less, a carbon source (which will be described later) is not satisfactorily adhered onto thesubstrate 120. On the other hand, when the temperature of thesubstrate 120 is 500° C. or greater, a graphene crystalline layer may be formed from the carbon source. - A carbon source is supplied into the
chamber 110 from thefirst source supplier 151. The carbon source may be a gas containing carbon (e.g. CBr4, C2H4, CH4 or combinations thereof), a carbon sublimation source or a graphite electron beam evaporation source. The carbon sublimation source may be prepared by heating a high-purity graphite filament. - As time elapses, carbon atoms adhere onto the
substrate 120. The processing pressure in thechamber 110 is maintained in the range of about 10−9 to about 10−8 Torr, or 10 −9 Torr to 10−8 Torr. The processing pressure is under conditions that are good enough (or sufficient) to control the adhesion state of carbon onto thesubstrate 120. - The
RHEED 160 measures that asingle layer 222 of the carbon atoms is formed on thesubstrate 120. When the diffraction intensity in spots of thesubstrate 120 is measured using theRHEED 160, it can be seen that thesingle layer 222 is formed when the diffraction intensity is at peak. In this regard, when the supply of the first source is blocked using the shutter of thefirst source supplier 151, thesingle layer 222 of the carbon atoms is formed (i.e., formation of thesingle layer 222 is complete). Thesingle layer 222 is formed at a relatively low temperature, and thus is not in a crystalline state. Thesingle layer 222 is formed in a mixed state of diamond-like carbon and tetrahedral amorphous carbon. The diamond-like carbon has a band gap energy in the range of about 3.0-eV to about 5.0-eV, and the tetrahedral amorphous carbon has a band gap energy in the range of 0 to about 3.0-eV. The diamond-like carbon and the tetrahedral amorphous carbon have substantially low conductivity, and thus act (or function) as an insulating layer. Hereinafter, thesingle layer 222 is also referred to as acarbon insulating layer 222. - Referring to
FIG. 2B , when the supply of the first source from thefirst source supplier 151 is blocked, a second source is supplied onto thecarbon insulating layer 222 from thesecond source supplier 152 to form asecond layer 224. When thesecond layer 224 is formed as a graphene layer, the temperature of thesubstrate 120 is controlled to a range of about 500° C. to about 800° C., or 500° C. to 800° C. When the temperature of thesubstrate 120 is 500° C. or less, the carbon source adheres to thesubstrate 120, thereby being formed as the carbon insulating layer. On the other hand, when the temperature of thesubstrate 120 is 800° C. or greater, the speed at which the carbon source is deposited on thesubstrate 120 is so rapid that it may be difficult to control the thickness of thesecond layer 224. - The graphene layer is conductive. When the graphene layer is patterned to have a narrow width, it may act (or function) as a semiconductor layer. The
second layer 224 may be a Group III-IV material layer, or a silicon germanium (SiGe) layer. When thesecond layer 224 is formed of two materials, the molecularbeam epitaxy apparatus 100 may include a third source supplier (not shown), and thus second and third sources are supplied either simultaneously or sequentially. - Subsequently, when it is observed using the
RHEED 160 that thesecond layer 224 is formed on thecarbon insulating layer 222 to have a desired thickness, the supply of the second source is blocked using the shutter of thesecond source supplier 152. When the third source is supplied, the supply of the third source is also blocked. - In example embodiments, the
carbon insulating layer 222 is first formed on thesubstrate 120, and thesecond layer 224 is formed on thecarbon insulating layer 222. However, the stacked order is not limited thereto. Thus, thesecond layer 224 may be first formed on thesubstrate 120, and thecarbon insulating layer 222 may be formed on thesecond layer 224. - In addition, when the processes of fabricating the
carbon insulating layer 222 and thesecond layer 224 are repeatedly performed, a multi-layer may be formed in-situ. - The
carbon insulating layer 222 may be formed on a layer formed of germanium oxide (which is unstable), or a layer formed of graphene using the method described as above. Thecarbon insulating layer 222 may be an insulating layer formed on an oxide layer (e.g., indium tin oxide (ITO), ruthenium oxide or iridium oxide, which are oxides with low insulation). - As described above, when the molecular beam epitaxy apparatus is used, the carbon insulating layer and the second layer are formed in-situ in the vacuum chamber. Thus, the formed material layers may have a substantially high purity.
-
FIGS. 3A through 3D are diagrams illustrating a method of fabricating a field effect transistor according to example embodiments. - Hereinafter, like reference numerals in
FIGS. 3A and 3D refer to the like elements in the molecular beam epitaxy apparatus ofFIG. 1 . Thus, a detailed description thereof is not provided herein for the sake of brevity. - Referring to
FIG. 3A , thesubstrate 120 is disposed on thesubstrate holder 130 in thechamber 110. Thesubstrate 120 may be a substrate made of any one material of GaAs, GaAlAs, Si, MgO, SiO2, sapphire or combinations thereof. The temperature of thesubstrate 120 is maintained in the range of about 500° C. to about 800° C. using theheater 140, and the vacuum in thechamber 110 is maintained at approximately 10−11 Torr or less using the vacuum pump. - A first source is supplied into the
chamber 110 from thefirst source supplier 151. The first source may be a carbon source. The carbon source may be a gas containing carbon (e.g., CBr4, C2H4, CH4 or combinations thereof), or a carbon sublimation source. The carbon sublimation source may be prepared by heating a high-purity graphite filament. - As time elapses, carbon atoms adhere onto the
substrate 120. The processing pressure in thechamber 110 is maintained in the range of about 10−8 Torr to about 10−8 Torr. - The
RHEED 160 measures when a single layer of the carbon atoms is formed on thesubstrate 120. When the diffraction intensity in spots of thesubstrate 120 is measured using theRHEED 160, it can be seen that the single layer is formed when the diffraction intensity is at peak. In this regard, the supply of the first source is blocked using the shutter of thefirst source supplier 151. As a result, achannel forming layer 322 is formed on thesubstrate 120 as the single layer. Thechannel forming layer 322 may be a conductive graphene layer. Thechannel forming layer 322 may be patterned to have a width of 10-nm or less, thereby being formed as a semiconductor layer. - The
channel forming layer 322 may be a Group III-V material layer, or a SiGe layer. When thechannel forming layer 322 is formed of two materials in addition to carbon, the first and second sources are supplied using thefirst source supplier 151 and thesecond source supplier 152 in the molecularbeam epitaxy apparatus 100. - Referring to
FIG. 3B , when the supply of the first source is blocked from thefirst source supplier 151, the temperature of thesubstrate 120 may be controlled in the range of about 300° C. to about 500° C. and the carbon source is supplied onto thechannel forming layer 322 from thesecond source supplier 152, thereby being formed as acarbon insulating layer 324. - When the
channel forming layer 322 is formed of two materials, the molecular beam epitaxy apparatus may include a third source supplier for supplying a source. - When it is observed using the
RHEED 160 that thecarbon insulating layer 324 with a desired thickness is formed on the first layer, the supply of the carbon source is blocked. - Referring to
FIG. 3C , thecarbon insulating layer 324 and thechannel forming layer 322 are sequentially etched after thesubstrate 120 is taken out of thechamber 110. The patterned portion of thecarbon insulating layer 324 is agate insulating layer 325, and the patterned portion of thechannel forming layer 322 is achannel layer 323. -
FIG. 3D is a cross-sectional view of afield effect transistor 300 according to example embodiments. - Referring to
FIG. 3D , agate electrode 330 is formed on thegate insulating layer 325 by using a photoresist, and asource electrode 340 and adrain electrode 350 are formed on thesubstrate 120 by using another photoresist. Alternatively, thesource electrode 340 and thedrain electrode 350 are first formed, and thegate electrode 330 may be then formed. These electrodes may be formed using a well-known semiconductor processing, and thus a detailed description of the method is not provided herein. -
FIGS. 4A-4C are diagrams illustrating a method of fabricating a field effect transistor according to example embodiments. - Hereinafter, like reference numerals in
FIGS. 4A and 4C refer to the like elements inFIGS. 3A through 3D , and thus a detailed description thereof is not provided herein. - The
channel forming layer 322 and thecarbon insulating layer 324 are formed on thesubstrate 120 using the same method as inFIGS. 3A and 3B , and thus a detailed description of the method is not provided herein. Thechannel forming layer 322 may be a layer formed of a Group III-V material except for graphene, or a SiGe layer. - Referring to
FIG. 4A , aconductive layer 460 is formed over thesubstrate 120 to cover thecarbon insulating layer 324. Theconductive layer 460 may be formed using a sputtering method. - Referring to
FIG. 4B , theconductive layer 460 and thecarbon insulating layer 324 are sequentially patterned to form a patternedconductive layer 462 and a patternedcarbon insulating layer 325. The patternedconductive layer 462 and the patternedcarbon insulating layer 325 respectively act as a gate electrode and a gate insulating layer. -
FIG. 4C is a field effect transistor according to example embodiments. - Referring to
FIG. 4C , asource electrode 470 and adrain electrode 480 are respectively formed on both sides of thegate insulating layer 325 by using a general semiconductor process. - As described above, when the molecular beam epitaxy apparatus is used, the carbon insulating layer and the channel forming layer are formed in-situ with the chamber maintained in (or under) vacuum. As such, the manufactured material layers contain very few impurities, if any.
- In addition, an insulating layer may be formed on a substrate, or on a material layer on which the insulating layer is difficult to be formed.
- As described above, according to example embodiments, there is provided a method of fabricating a carbon insulating layer using molecular beam epitaxy, whereby an insulating layer may easily be formed on a substrate on which the insulating layer is difficult to be formed. In addition, with a chamber maintained in (or under) vacuum, the carbon insulating layer and a channel forming layer may be fabricated with substantially high purity.
- It should be understood that the example embodiments described therein should be considered in a descriptive sense only and not for purposes of limitation. Descriptions of features or aspects within each example embodiment should typically be considered as available for other similar features or aspects in other example embodiments.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/317,734 US8310014B2 (en) | 2009-11-23 | 2011-10-27 | Field effect transistors, methods of fabricating a carbon-insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020090113361A KR101643758B1 (en) | 2009-11-23 | 2009-11-23 | Method of fabricating carbon insulating layer using molecular beam epitaxy and fabricationg field effect trasistor using the same |
KR10-2009-0113361 | 2009-11-23 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/317,734 Division US8310014B2 (en) | 2009-11-23 | 2011-10-27 | Field effect transistors, methods of fabricating a carbon-insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110121409A1 true US20110121409A1 (en) | 2011-05-26 |
US8084371B2 US8084371B2 (en) | 2011-12-27 |
Family
ID=44061478
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/923,240 Active US8084371B2 (en) | 2009-11-23 | 2010-09-10 | Field effect transistors, methods of fabricating a carbon-insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor |
US13/317,734 Active US8310014B2 (en) | 2009-11-23 | 2011-10-27 | Field effect transistors, methods of fabricating a carbon-insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/317,734 Active US8310014B2 (en) | 2009-11-23 | 2011-10-27 | Field effect transistors, methods of fabricating a carbon-insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor |
Country Status (2)
Country | Link |
---|---|
US (2) | US8084371B2 (en) |
KR (1) | KR101643758B1 (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120205663A1 (en) * | 2011-02-16 | 2012-08-16 | Fujitsu Limited | Semiconductor device, power-supply unit, amplifier and method of manufacturing semiconductor device |
US20120325296A1 (en) * | 2011-06-24 | 2012-12-27 | Samsung Electronics Co., Ltd. | Graphene-on-substrate and transparent electrode and transistor including the graphene-on-substrate |
WO2013086068A1 (en) * | 2011-12-06 | 2013-06-13 | University Of North Texas | Direct graphene growth on metal oxides by molecular beam epitaxy |
US8569121B2 (en) * | 2011-11-01 | 2013-10-29 | International Business Machines Corporation | Graphene and nanotube/nanowire transistor with a self-aligned gate structure on transparent substrates and method of making same |
WO2013159453A1 (en) * | 2012-04-23 | 2013-10-31 | 中国科学院上海微系统与信息技术研究所 | Method for preparing graphene |
US20140057451A1 (en) * | 2012-08-21 | 2014-02-27 | Samsung Electronics Co., Ltd. | Method of preventing charge accumulation in manufacture of semiconductor device |
US20140212671A1 (en) * | 2011-07-14 | 2014-07-31 | Jeffry Kelber | Direct Growth of Graphene by Molecular Beam Epitaxy for the Formation of Graphene Heterostructures |
US20140374960A1 (en) * | 2011-11-22 | 2014-12-25 | Ecole Polytechnique | Method for producing a graphene film |
US20150168565A1 (en) * | 2012-07-12 | 2015-06-18 | Università degli Studi di Salerno | Carbon nanomaterials based real time radiation dosimeter |
US20150213915A1 (en) * | 2014-01-27 | 2015-07-30 | Unist Academy-Industry Research Corporation | Graphene for semiconductor co-doping boron and nitrogen at the same time and preparation method thereof |
WO2015154724A1 (en) * | 2014-04-11 | 2015-10-15 | 北京大学 | Method for depositing high k gate medium on graphene material and use thereof |
US11437482B2 (en) * | 2017-12-14 | 2022-09-06 | Beijing Hua Tan Yuan Xin Electronics Technology Co., Ltd | Field effect transistor, method of fabricating field effect transistor, and electronic device |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9299560B2 (en) * | 2012-01-13 | 2016-03-29 | Applied Materials, Inc. | Methods for depositing group III-V layers on substrates |
KR101919424B1 (en) | 2012-07-23 | 2018-11-19 | 삼성전자주식회사 | Transistor and method of manufacturing the same |
KR102266615B1 (en) | 2014-11-17 | 2021-06-21 | 삼성전자주식회사 | Semiconductor device having field effect transistors and methods of forming the same |
KR102117823B1 (en) * | 2017-11-22 | 2020-06-03 | 전자부품연구원 | Toner fused metal plate heater and fusing belt using the same |
KR102401334B1 (en) * | 2019-11-14 | 2022-05-25 | 한국과학기술연구원 | A method for bandgap engineering of diamond by hybridization with graphene |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6621535B1 (en) * | 1998-04-24 | 2003-09-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20060011942A1 (en) * | 2004-07-15 | 2006-01-19 | Kim Hyun T | 2-Terminal semiconductor device using abrupt metal-insulator transition semiconductor material |
US20060020028A1 (en) * | 2004-06-04 | 2006-01-26 | Jia-Ning Xiang | Levodopa prodrugs, and compositions and uses thereof |
US20070026536A1 (en) * | 2005-07-29 | 2007-02-01 | Samsung Electronics Co., Ltd. | Organic thin film transistor for liquid crystal display and method of manufacturing the same |
US7355247B2 (en) * | 2005-03-03 | 2008-04-08 | Intel Corporation | Silicon on diamond-like carbon devices |
US7687876B2 (en) * | 2005-04-25 | 2010-03-30 | Smoltek Ab | Controlled growth of a nanostructure on a substrate |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6229166A (en) | 1985-07-29 | 1987-02-07 | Oki Electric Ind Co Ltd | Thin film transistor |
JPH0613315A (en) | 1992-06-29 | 1994-01-21 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH1098185A (en) * | 1996-09-19 | 1998-04-14 | Fujitsu Ltd | Mis field effect transistor and manufacture thereof |
JP3520242B2 (en) | 1996-12-10 | 2004-04-19 | Tdk株式会社 | Magnetic head |
KR20040077813A (en) | 2002-02-19 | 2004-09-06 | 호야 가부시키가이샤 | Light-emitting device of field-effect transistor type |
JP2007067048A (en) | 2005-08-30 | 2007-03-15 | Elpida Memory Inc | Manufacturing method of semiconductor device |
US7875931B2 (en) * | 2006-04-28 | 2011-01-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device with isolation using impurity |
US8097922B1 (en) * | 2007-05-29 | 2012-01-17 | The Regents Of The University Of California | Nanometer-scale transistor architecture providing enhanced carrier mobility |
JP2009182173A (en) * | 2008-01-31 | 2009-08-13 | Fujitsu Ltd | Graphene transistor and electronic apparatus |
-
2009
- 2009-11-23 KR KR1020090113361A patent/KR101643758B1/en active IP Right Grant
-
2010
- 2010-09-10 US US12/923,240 patent/US8084371B2/en active Active
-
2011
- 2011-10-27 US US13/317,734 patent/US8310014B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6621535B1 (en) * | 1998-04-24 | 2003-09-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20060020028A1 (en) * | 2004-06-04 | 2006-01-26 | Jia-Ning Xiang | Levodopa prodrugs, and compositions and uses thereof |
US20060011942A1 (en) * | 2004-07-15 | 2006-01-19 | Kim Hyun T | 2-Terminal semiconductor device using abrupt metal-insulator transition semiconductor material |
US7355247B2 (en) * | 2005-03-03 | 2008-04-08 | Intel Corporation | Silicon on diamond-like carbon devices |
US7687876B2 (en) * | 2005-04-25 | 2010-03-30 | Smoltek Ab | Controlled growth of a nanostructure on a substrate |
US20070026536A1 (en) * | 2005-07-29 | 2007-02-01 | Samsung Electronics Co., Ltd. | Organic thin film transistor for liquid crystal display and method of manufacturing the same |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8487384B2 (en) * | 2011-02-16 | 2013-07-16 | Fujitsu Limited | Semiconductor device, power-supply unit, amplifier and method of manufacturing semiconductor device |
US20120205663A1 (en) * | 2011-02-16 | 2012-08-16 | Fujitsu Limited | Semiconductor device, power-supply unit, amplifier and method of manufacturing semiconductor device |
US9324808B2 (en) | 2011-02-16 | 2016-04-26 | Fujitsu Limited | Semiconductor device, power-supply unit, amplifier and method of manufacturing semiconductor device |
US20120325296A1 (en) * | 2011-06-24 | 2012-12-27 | Samsung Electronics Co., Ltd. | Graphene-on-substrate and transparent electrode and transistor including the graphene-on-substrate |
US20140212671A1 (en) * | 2011-07-14 | 2014-07-31 | Jeffry Kelber | Direct Growth of Graphene by Molecular Beam Epitaxy for the Formation of Graphene Heterostructures |
US9064748B2 (en) | 2011-11-01 | 2015-06-23 | International Business Machines Corporation | Graphene and nanotube/nanowire transistor with a self-aligned gate structure on transparent substrates and method of making same |
US8569121B2 (en) * | 2011-11-01 | 2013-10-29 | International Business Machines Corporation | Graphene and nanotube/nanowire transistor with a self-aligned gate structure on transparent substrates and method of making same |
US8802514B2 (en) | 2011-11-01 | 2014-08-12 | International Business Machines Corporation | Graphene and nanotube/nanowire transistor with a self-aligned gate structure on transparent substrates and method of making same |
US20140374960A1 (en) * | 2011-11-22 | 2014-12-25 | Ecole Polytechnique | Method for producing a graphene film |
WO2013086068A1 (en) * | 2011-12-06 | 2013-06-13 | University Of North Texas | Direct graphene growth on metal oxides by molecular beam epitaxy |
US9624600B2 (en) * | 2011-12-06 | 2017-04-18 | University Of North Texas | Direct graphene growth on metal oxides by molecular epitaxy |
US20140332915A1 (en) * | 2011-12-06 | 2014-11-13 | University Of North Texas | Direct Graphene Growth on Metal Oxides by Molecular Epitaxy |
WO2013159453A1 (en) * | 2012-04-23 | 2013-10-31 | 中国科学院上海微系统与信息技术研究所 | Method for preparing graphene |
US20150292110A1 (en) * | 2012-04-23 | 2015-10-15 | Shumin Wang | Method for preparing graphene |
US9850571B2 (en) * | 2012-04-23 | 2017-12-26 | Shanghai Institute Of Microsystem And Information Technology, Chinese Academy Of Sciences | Method for preparing graphene |
US20150168565A1 (en) * | 2012-07-12 | 2015-06-18 | Università degli Studi di Salerno | Carbon nanomaterials based real time radiation dosimeter |
US20140057451A1 (en) * | 2012-08-21 | 2014-02-27 | Samsung Electronics Co., Ltd. | Method of preventing charge accumulation in manufacture of semiconductor device |
US9881785B2 (en) * | 2012-08-21 | 2018-01-30 | Samsung Electronics Co., Ltd. | Method of preventing charge accumulation in manufacture of semiconductor device |
US20150213915A1 (en) * | 2014-01-27 | 2015-07-30 | Unist Academy-Industry Research Corporation | Graphene for semiconductor co-doping boron and nitrogen at the same time and preparation method thereof |
US9490040B2 (en) * | 2014-01-27 | 2016-11-08 | Unist Academy-Industry Research Corporation | Graphene for semiconductor co-doping boron and nitrogen at the same time and preparation method thereof |
WO2015154724A1 (en) * | 2014-04-11 | 2015-10-15 | 北京大学 | Method for depositing high k gate medium on graphene material and use thereof |
US11437482B2 (en) * | 2017-12-14 | 2022-09-06 | Beijing Hua Tan Yuan Xin Electronics Technology Co., Ltd | Field effect transistor, method of fabricating field effect transistor, and electronic device |
Also Published As
Publication number | Publication date |
---|---|
US8310014B2 (en) | 2012-11-13 |
US20120043625A1 (en) | 2012-02-23 |
KR101643758B1 (en) | 2016-08-01 |
KR20110056868A (en) | 2011-05-31 |
US8084371B2 (en) | 2011-12-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8084371B2 (en) | Field effect transistors, methods of fabricating a carbon-insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor | |
TWI809188B (en) | Method of forming two-dimensional material layer, field effect transistor and fabricating method thereof | |
CN110071170B (en) | Crystal laminated structure | |
JP2015227279A (en) | Crystalline laminated structure and semiconductor device | |
KR20140085414A (en) | Semiconductor device, or crystal | |
US9324839B2 (en) | Graphene structure, graphene device including same, and method of manufacturing graphene structure | |
JP2023525597A (en) | Nitride epitaxial wafer, manufacturing method thereof, and semiconductor device | |
KR20100055098A (en) | Electrical device having large-scale graphene layer and preparing method thereof | |
US20140217471A1 (en) | Ga2O3 SEMICONDUCTOR ELEMENT | |
JP2000223419A (en) | Method of forming single crystal silicon layer, and semiconductor device and manufacture thereof | |
WO2013186749A1 (en) | Method for depositing a group iii nitride semiconductor film | |
US7553742B2 (en) | Method(s) of forming a thin layer | |
Kao et al. | AlN epitaxy on SiC by low-temperature atomic layer deposition via layer-by-layer, in situ atomic layer annealing | |
US20240063289A1 (en) | Graphene transistor and method of manufacturing a graphene transistor | |
EP3662505B1 (en) | Mono- and multilayer silicene prepared by plasma-enhanced chemical vapor deposition | |
US10727050B1 (en) | Wafer-scale catalytic deposition of black phosphorus | |
Posadas et al. | Growth and novel applications of epitaxial oxide thin films | |
CN210897292U (en) | Gallium nitride epitaxial layer and semiconductor device | |
JPH04233277A (en) | Transistor provided with layer of cubic boron nitride | |
TWI791674B (en) | Semiconductor device and semiconductor system | |
KR101545974B1 (en) | Thermoelectric device and method of manufacturing the same | |
CN107634097B (en) | Graphene field effect transistor and manufacturing method thereof | |
Lin et al. | Synthesis and Properties of 2D Semiconductors | |
TWI818439B (en) | A method for the manufacture of an improved graphene substrate and applications therefor | |
KR20180131926A (en) | Semiconductor device including graphene and method of manufacturing the semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SEO, DAVID;SHIN, JAI-KWANG;SEO, SUN-AE;REEL/FRAME:025011/0100 Effective date: 20100819 |
|
AS | Assignment |
Owner name: BOARD OF TRUSTEES OF THE LELAND, STANFORD JUNIOR U Free format text: CORRECTIVE RECORDATION COVER SHEET TO INCLUDE ASSIGNEE PREVIOUSLY OMITTED ASSIGNEE(ERROR RECORDED AT REEL/FRAME 025011/0100); RESPONSIVE TO NOTICE OF NON-RECORDATION ID 103614852;ASSIGNORS:SEO, DAVID;SHIN, JAI-KWANG;SEO, SUN-AE;REEL/FRAME:025849/0016 Effective date: 20100819 Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: CORRECTIVE RECORDATION COVER SHEET TO INCLUDE ASSIGNEE PREVIOUSLY OMITTED ASSIGNEE(ERROR RECORDED AT REEL/FRAME 025011/0100); RESPONSIVE TO NOTICE OF NON-RECORDATION ID 103614852;ASSIGNORS:SEO, DAVID;SHIN, JAI-KWANG;SEO, SUN-AE;REEL/FRAME:025849/0016 Effective date: 20100819 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |