US20110226981A1 - Multilayered cap barrier in microelectronic interconnect structures - Google Patents
Multilayered cap barrier in microelectronic interconnect structures Download PDFInfo
- Publication number
- US20110226981A1 US20110226981A1 US13/117,536 US201113117536A US2011226981A1 US 20110226981 A1 US20110226981 A1 US 20110226981A1 US 201113117536 A US201113117536 A US 201113117536A US 2011226981 A1 US2011226981 A1 US 2011226981A1
- Authority
- US
- United States
- Prior art keywords
- sublayer
- composition
- low
- preceramic precursor
- polymeric preceramic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02203—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being porous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02304—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/312—Organic layers, e.g. photoresist
- H01L21/3121—Layers comprising organo-silicon compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76832—Multiple layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76835—Combinations of two or more different dielectric layers having a low dielectric constant
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
- H01L23/53295—Stacked insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76844—Bottomless liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to the utilization of a multilayered cap barrier layer that has a low composite dielectric constant (k ⁇ 4.0) and has barrier properties to metal diffusion and air permeation. More particularly, the present invention relates to the use of the multilayered cap barrier layer in metal interconnect structures that are part of integrated circuits and microelectronic devices.
- the primary advantage that is provided by the present invention is the reduction in the capacitance between conducting metal features, e.g., copper lines, that results in an enhancement in overall chip performance. Methods for the utilization, compositions of matter, and structures that implement the barrier films are also described.
- Diffusion barrier layers comprised of metal and metal containing materials including, for example, tantalum, tungsten, ruthenium, tantalum nitride, titanium nitride, TiSiN, etc., often serve as liners whereby they form a conformal interface with metal conducting structures. Normally, these materials are deposited by chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), atomic layer deposition, (ALD), sputtering, thermal evaporation, and other related approaches. To utilize these materials as barrier layers, the metal barrier layers must be conformal to conducting metal lines and cannot be placed as blanket layers that would serve as conducting pathways between metal lines. One limiting criteria for these barrier layers is that their contribution to the resistivity of conducting metal lines must not be excessively high; otherwise, the increase in the total resistance of the metal conducting structures would result in reduced performance.
- Barrier layer films that are generated by spin-coating, or other solvent based approaches, that prohibit copper diffusion have also been proposed.
- These systems can be polymers that may be cured at elevated temperatures to produce rigid, crosslinked systems that are thermally stable to temperatures in excess of 400° C.
- a primary advantage of many of these systems is the low dielectric constant that these materials exhibit; dielectric constants of 2.6 have been measured. Examples of such systems include: polysilazanes, polycarbosilanes, polysilsesquiazanes, polycarbosilazanes, etc.
- barrier properties to air permeation is highly desirable for barrier layer films. Air permeation through barrier layer films can adversely lead to oxidation of conducting metal features and result in reduced reliability and/or performance.
- Some dielectric copper diffusion barriers deposited by CVD and related approaches have been observed to display air barrier properties due to their high density.
- many of the low-k copper diffusion barriers applied by solvent based approaches do not serve as a barrier to air permeation due to their relatively open structure which may contain a significant portion of voids or free volume.
- the present invention relates to interconnect structures including a multilayered dielectric diffusion barrier layer having a low dielectric constant (k ⁇ 4.0) and which serves as a barrier to metal diffusion and air permeation.
- the multilayered dielectric diffusion barrier layer of the present invention is comprised of sublayers where at least one air barrier sublayer is a dielectric deposited by CVD or a related process and at least one low-k sublayer is a barrier dielectric deposited by a solvent based approach.
- the advantage of utilizing both types of dielectrics is that the multilayered dielectric diffusion barrier layer will exhibit a composite dielectric constant that is significantly lower than CVD deposited barrier dielectrics while maintaining barrier properties to air permeation which may not be afforded by low-k solvent deposited barrier dielectrics alone.
- the present invention can be employed in any microelectronic device that utilizes metal interconnect structures including, for example, high speed microprocessors, application specific integrated circuits (ASICs), and memory storage.
- ASICs application specific integrated circuits
- the utilization of the multilayered dielectric diffusion barrier layer of the present invention is extremely advantageous in comparison to prior art approaches, as it results in microelectronic devices with increased performance through a reduction in the capacitance between conducting metal lines while maintaining properties conducive to generating reliable structures.
- the inventive structure may be comprised of at least one conducting metal feature, formed on a substrate, with the substrate further comprising at least one insulating layer surrounding the conducting metal feature.
- the insulating layer may surround the at least one conducting metal feature at its bottom, top, and lateral surfaces.
- the inventive structure may further comprise at least one conductive barrier layer disposed at least at one interface between the insulating layer and the at least one conducting metal feature. The combination of the at least one conducting metal feature and the insulating layers, may be repeated to form a multilevel interconnect stack.
- the structure may be one of a silicon wafer containing microelectronic devices, a ceramic chip carrier, an organic chip carrier, a glass substrate, a gallium arsenide wafer, a silicon carbide wafer, a gallium wafer, or other semiconductor wafer.
- the substrate may be a silicon wafer containing electronic devices.
- the substrate consists in part, or in entirety, of Si, SiO 2 , SiGe, Ge, Ga, GaAs, Hg, HgTd, InP, In, Al, or any other semiconducting material that is inorganic or organic in nature.
- an interconnect structure including the multilayered dielectric diffusion barrier layer comprised of two or more dielectric sublayers that exhibit metal diffusion barrier properties is described. At least one of these sublayers is an air barrier sublayer that may be a CVD deposited dielectric that is impermeable to air diffusion. At least another of these sublayers is a low-k sublayer that is applied by any solvent based approach (e.g., spin-coating) and has a dielectric constant less than 3.0. The low-k sublayer may be placed atop and/or below the air barrier sublayer.
- adhesion promoters may be applied at any of the interfaces in the multilayered dielectric diffusion barrier layer or at interfaces between the sublayers.
- the multilayered dielectric diffusion barrier layer is utilized as a cap barrier layer.
- the remaining dielectrics in the interconnect structure may be comprised of a via level dielectric, a line level dielectric (which may be identical in composition to the via level dielectric), optional hardmask layers, and optional buried etch stop layers.
- a multilayered dielectric diffusion barrier layer is utilized simultaneously as a cap barrier layer and a via level dielectric.
- the remaining dielectrics in the interconnect structure may be comprised of a line level dielectric, optional hardmask layers, and optional buried etch stop layers.
- a multilayered dielectric diffusion barrier layer is utilized as a cap barrier layer and is atop an interconnect structure having an interlayer dielectric comprised of at least two dielectrics where the via level dielectric, which is underneath metal lines, chemically differs from the dielectrics in other regions.
- the multilayered dielectric diffusion barrier layer of the present invention has a composite dielectric constant of less than 4.0, prohibits metal diffusion, serves as a barrier to air permeation, and is thermally stable to temperatures greater than 400° C.
- the multilayered dielectric diffusion barrier layer of the present invention may also contain porosity that further reduces the dielectric constant.
- the pores may be generated by a removal of a sacrificial moiety that may be polymeric.
- the pores may also be generated by a process that involves an elimination of a high boiling point solvent.
- the pores may have a size scale of 0.5-20 nanometers and may have a closed cell morphology.
- a method to produce the multilayered dielectric diffusion barrier layer is described.
- the multilayered dielectric diffusion barrier layer of the present invention is generated atop an interconnect structure having exposed metal and dielectric features.
- Each sublayer is then deposited by either chemical vapor deposition (or related approaches) or by solvent based processes (e.g., spin coating).
- the films may be annealed at elevated temperatures (100°-500° C.), exposed to electron beams, and/or irradiated with ultraviolet light, prior to the deposition of the subsequent sublayer.
- adhesion promoters may be applied at any interface of the multilayered dielectric diffusion barrier layer or at interfaces between the sublayers.
- At least one other sublayer is deposited by a solvent based approach that utilizes a polymeric preceramic precursor dissolved in solution.
- FIG. 1 is a cross sectional view of a semiconductor device in accordance with the present invention.
- FIG. 2 is a cross sectional view of another semiconductor device in accordance with the present invention.
- FIG. 3 is a cross sectional view of yet another semiconductor device in accordance with the present invention.
- an interconnect structure comprising at least one conductive metal feature, with the structure further comprising an interlayer dielectric layer comprised of a line level dielectric and a via level dielectric, surrounding conducting metal features whereby a multilayered dielectric diffusion barrier layer that is a barrier to metal diffusion and air permeation is described.
- the inventive multilayered dielectric diffusion barrier layer has a composite dielectric constant less than 4.0, is thermally stable above temperatures of 300° C., has a thickness between 10 and 500 nm, and is comprised of at least two sublayers where at least one sublayer is an air barrier sublayer and at least another sublayer is a low-k sublayer.
- the multilayered dielectric diffusion barrier layer of the present invention may have a variety of configurations including, for example, a bilayer with the low-k sublayer atop the air barrier sublayer, a bilayer with the air barrier sublayer atop the low-k sublayer, or a trilayer with the air barrier sublayer placed between two low-k sublayers.
- the air barrier sublayer including, for example, silicon nitride, silicon carbonitride, silicon oxynitride, silicon dioxide, silicon carbide, and fluorinated glass.
- the low-k sublayer is a dielectric that has a dielectric constant less than 3.3, is a barrier to metal diffusion, has a thickness between 5 and 500 nm, and is generated by a solvent based approach including, but not limited to: spin coating, spray coating, scan coating, and dip coating.
- the low-k sublayer may contain porosity where the porosity may have a size scale of 0.5-20 nm and may have closed cell morphology.
- the interconnect structure of the present invention is further comprised of at least one low dielectric constant material.
- the inventive low dielectric constant material may be porous.
- the low dielectric constant material may be air or an inert gas.
- the interconnect structure of the present invention is further comprised of conducting metal features which may be comprised of copper, silver, gold, aluminum and alloys thereof.
- the conducting metal lines may have a metal at the top surface that reduces the electromigration characteristics of the interconnect structure that may be comprised of a composition including: cobalt, tungsten, phosphorous, and combinations thereof.
- the conducting metal lines may have a moiety at the top surface that reduces the propensity of the metal lines to oxidize.
- moieties include: benzotriazoles, amines, amides, imides, thioesters, thioethers, ureas, urethanes, nitriles, isocyanates, thiols, sulfones, phosphines, phosphine oxides, phosphonimides, pyridines, imidazoles, imides, oxazoles, benzoxazoles, thiazoles, pyrazoles, triazoles, thiophenes, oxadiazoles, thiazines, thiazoles, quionoxalines, benzimidazoles, oxindoles, and indolines.
- inventive interconnect structure is further comprised of a lining metal containing barrier layers that are used to prevent metal diffusion.
- the lining metal containing barrier layers may be comprised of: tantalum, tantalum nitride, tungsten, titanium, titanium nitride, ruthenium, TiSiN, and combinations thereof.
- optional hardmask dielectric and dielectric etch stop layers may be present in the inventive structure.
- an example of an interconnect structure 40 comprised of multiple levels 1000 where each level may consist of a via level 1100 and line level 1200 , is shown.
- the interconnect structure contains conducting metal features 33 that traverse through the structure and may have interfaces with a lining metal containing barrier 34 .
- the conducting metal features and lining metal containing barrier are surrounded by dielectrics.
- the dielectrics in the via level include a low dielectric constant material 32 and the inventive multilayered dielectric diffusion barrier layer 39 that is comprised of at least two sublayers—the air barrier sublayer 36 and the low-k sublayer 38 .
- the dielectrics in the line level 1200 include a low dielectric constant material 31 and an optional hardmask dielectric 41 .
- a dielectric etch stop layer 37 may be placed between the low dielectric constant materials in the via level and line level ( 32 & 31 ).
- the low dielectric constant material in the via level and line level ( 32 & 31 , respectively) may be identical in composition or may chemically differ.
- an example of another interconnect structure 40 comprised of multiple levels 1000 where each level may consist of a via level 1100 and line level 1200 , is shown.
- the interconnect structure contains conducting metal features 33 that traverse through the structure and may have interfaces with a lining metal containing barrier 34 .
- the conducting metal features and lining metal containing barrier are surrounded by dielectrics.
- the dielectrics in the via level include the inventive multilayered dielectric diffusion barrier layer 39 that is comprised of at least two sublayers—the air barrier sublayer 36 and the low-k sublayer 38 .
- the dielectrics in the line level include a low dielectric constant material 31 and an optional hardmask dielectric 41 .
- a dielectric etch stop layer 37 may be placed between the low dielectric constant materials in the line level 31 and the multilayered dielectric diffusion barrier layer 39 .
- an interconnect structure 40 comprised of multiple levels 1000 where each level may consist of a via level 1100 and line level 1200 , is shown.
- the interconnect structure contains conducting metal features 33 that traverse through the structure and may have interfaces with a lining metal containing barrier 34 .
- the conducting metal features and lining metal containing barrier are surrounded by dielectrics.
- the dielectrics in the line level include a low dielectric constant material 43 .
- the dielectrics in the via level include the identical low dielectric constant material 43 in regions not directly underlying conducting metal lines, a chemically different low dielectric constant material 42 which is present under conducting metal lines, and the inventive multilayered dielectric diffusion barrier layer.
- a dielectric etch stop layer 37 may be placed between the low dielectric constant material 42 and the lining metal containing barrier 34 that is above it.
- An adhesion promoter may be present between the multilayered dielectric diffusion barrier layer and dielectric layers above and/or below the multilayered dielectric diffusion barrier layer. Also, an adhesion promoter may be present between the sublayers of the multilayered dielectric diffusion barrier layer.
- the adhesion promoters may be selected from the group consisting of Si a L b R c , wherein L is selected from the group consisting of hydroxy, methoxy, ethoxy, acetoxy, alkoxy, carboxy, amines, halogens, R is selected from the group consisting of hydride, methyl, ethyl, vinyl, and phenyl (any alkyl or aryl), a is from 0.25 to 0.5, b is from 0.1 to 0.8, c is from 0 to 0.7, and the sum of a+b+c is 1.
- Examples of adhesion promoters that may be used in the present invention include: hexamethyldisilazane, vinyltriacetoxys
- a method of generating a multilayered dielectric diffusion barrier layer comprising: applying a coating of a polymeric preceramic precursor by a solvent based approach, converting the polymeric preceramic precursor into the low-k sublayer, and applying a coating of an air barrier sublayer is described.
- the solvent based approach is used to deposit the polymeric preceramic precursor from solution to produce a film and can be performed by any process known in the art and may be one of: spin coating, spray coating, scan coating, or dip coating.
- the conversion of the polymeric preceramic precursor film into the low-k sublayer is through the use of one or a combination of any suitable processes including, for example, thermal curing, electron irradiation, ion irradiation, irradiation with ultraviolet and/or visible light.
- the thermal curing can be performed under inert atmospheres and/or at temperatures in excess of 400° C. Crosslinking mechanisms may occur during the conversion of the polymeric preceramic precursor into the low-k sublayer.
- Porosity may be formed by codissolving a sacrificial moiety in the solution containing the polymeric preceramic precursor.
- the sacrificial moiety may be a polymeric material that degrades into low molecular weight byproducts and are expelled from the film.
- the porosity may be generated from an approach that utilizes a high boiling point solvent that is expelled from the film during the conversion of the polymeric preceramic precursor into the low-k sublayer.
- the air barrier sublayer is applied by any vapor based deposition process known in the art including, for example, chemical vapor deposition, plasma enhanced chemical vapor deposition, and physical vapor deposition.
- the air barrier sublayer may be annealed through the use of one or a combination of any suitable processes including, for example, thermal curing, electron irradiation, ion irradiation, irradiation with ultraviolet and/or visible light.
- the thermal curing can be performed under inert atmospheres and/or at temperatures in excess of 400° C. Further densification of the air barrier sublayer may occur during the annealing process.
- the annealing of the air barrier sublayer and the polymeric preceramic precursor into the low-k sublayer can be performed simultaneously. Furthermore, these annealing steps may coincide with the annealing process of other layers including the low dielectric constant material, hardmasks, and/or buried etch stops.
- adhesion promoters may be applied onto the substrate prior to or after the deposition of any sublayer.
- the adhesion promoter may be codissolved in the solution containing the polymeric preceramic precursor and may segregate to film interfaces either during application or during the conversion of the polymeric preceramic precursor into the low-k sublayer.
- the adhesion promoter may be applied to the film comprised of the polymeric preceramic precursor prior to the conversion of the polymeric preceramic precursor into the low-k sublayer.
- dry etch processes employing a reactive plasma may be applied to any of the sublayers, layers underlying any sublayers, and the film comprised of the polymeric preceramic precursor in order to modify the surface of the exposed film and enhance adhesion.
- Methods used to clean or eliminate any chemicals remaining from other processes may also be applied to the substrate prior to the deposition of the multilayered dielectric diffusion barrier layer. This cleaning may involve exposing the substrate to acids, bases, and/or organic solvents. This cleaning may also involve dry etch processes.
- compositions for the generation of a multilayered dielectric diffusion barrier layer having a solvent for application of the low-k sublayer by the solvent based approach, a polymeric preceramic precursor that is converted to a low-k sublayer, and an air barrier sublayer is described.
- the polymeric preceramic precursor may be a silicon containing system and may be comprised of the following: polysilazanes, polycarbosilanes, polysilasilazanes, polysilanes, polysilacarbosilanes, polysiloxazanes, polycarbosilazanes, polysilylcarbodiimides, polysilsesquiazanes, polysilsesquiazanes, and polysilacarbosilazanes.
- a highly preferred polymeric precursor is polyureamethylinylsilazane (KiON).
- the polymeric preceramic precursor may contain some component of polysiloxanes or polysilsesquioxanes.
- the polymeric preceramic precursor may have pendant functional groups bonded to the chain backbone including, hydrido, vinyl, allyl, alkoxy, silyl, and alkyl groups.
- the polymeric preceramic precursor may have pendant functional groups bonded to the chain backbone that may have metal binding properties including: amines, amides, imides, thioesters, thioethers, ureas, urethanes, nitrides, isocyanates, thiols, sulfones, phosphines, phosphine oxides, phosphonimides, benzotriazoles, pyridines, imidazoles, imides, oxazoles, benzoxazoles, thiazoles, pyrazoles, triazoles, thiophenes, oxadiazoles, thiazines, thiazoles, quionoxalines, benzimidazoles, oxindoles, and indolines.
- the molecular weight of the polymeric preceramic precursor may be between 500 and 1,000,000 daltons.
- the polymeric preceramic precursor may be a homopolymer, random copolymer, block copolymer, or a polymer blend and can have any chain architecture including linear, networked, branched, and dendrimeric.
- the solvent based approach involves a solution of the polymeric preceramic precursor dissolved in an organic solvent.
- the organic solvent may be one or a combination of the following solvents: propylene glycol methyl ether acetate (PGMEA), propylene glycol methyl ether (PGME), toluene, xylene, anisole, mesitylene, butyrolactone, cyclohexanone, hexanone, ethyl lactate, and heptanone.
- the solution may contain an antistriation agent that is codissolved with the polymeric preceramic precursor to produce films of high uniformity.
- the amount of antistriation agent may be less than 1% of the solution containing the polymeric preceramic precursor.
- An adhesion promoter may also be co-dissolved in the solution containing the polymeric preceramic precursor.
- the adhesion promoter may be selected from the group consisting of Si a L b R c , wherein L is selected from the group consisting of hydroxy, methoxy, ethoxy, acetoxy, alkoxy, carboxy, amines, halogens, R is selected from the group consisting of hydrido, methyl, ethyl, vinyl, and phenyl (any alkyl or aryl), a is from 0.25 to 0.5, b is from 0.1 to 0.8, c is from 0 to 0.7, and the sum of a+b+c is 1.
- the adhesion promoter may be: hexamethyldisilazane, vinyltriacetoxysilane, aminopropyltrimethoxysilane, vinyl trimethoxysilane, and combinations thereof.
- the adhesion promoter may be less than 2% of the solution containing the polymeric preceramic precursor.
- a sacrificial moiety to produce porosity may be codissolved in the solution containing the polymeric preceramic precursor.
- the sacrificial moiety may be a sacrificial polymeric material that degrades into low molecular weight byproducts that are expelled from the film during the conversion of the polymeric preceramic precursor into the low-k sublayer.
- the sacrificial polymeric material may be one of, a combination of, or a copolymer of: poly(stryenes), poly(esters), poly(methacrylates), poly(acrylates) and poly(glycols), poly(amides), and poly(norbornenes).
- the sacrificial moiety may be a high boiling point solvent.
Abstract
Description
- This application is a divisional of U.S. application Ser. No. 12/143,918, filed Jun. 23, 2008, which is a continuation of U.S. application Ser. No. 11/416,028, filed May 2, 2006, now U.S. Pat. No. 7,470,597, issued on Dec. 30, 2008, which is a divisional of U.S. application Ser. No. 10/648,884, filed Aug. 27, 2003, now U.S. Pat. No. 7,081,673, issued on Jul. 25, 2006, which claims benefit of U.S. Provisional Application Ser. No. 60/463,758, filed Apr. 17, 2003.
- 1. Field of the Invention
- The present invention relates to the utilization of a multilayered cap barrier layer that has a low composite dielectric constant (k<4.0) and has barrier properties to metal diffusion and air permeation. More particularly, the present invention relates to the use of the multilayered cap barrier layer in metal interconnect structures that are part of integrated circuits and microelectronic devices. The primary advantage that is provided by the present invention is the reduction in the capacitance between conducting metal features, e.g., copper lines, that results in an enhancement in overall chip performance. Methods for the utilization, compositions of matter, and structures that implement the barrier films are also described.
- 2. Background Art
- The utilization of materials that serve as diffusion barriers to metal in metal interconnect structures, that are part of integrated circuits and microelectronic devices, is typically required to generate reliable devices as low-k interlayer dielectrics do not prohibit metal diffusion. The placement of these materials in the interconnect structure can differ and will be dependent upon their qualities and the means in which they are deposited and processed. Both barrier layers comprised of metal and dielectrics are commonly utilized in interconnect structures.
- Diffusion barrier layers, comprised of metal and metal containing materials including, for example, tantalum, tungsten, ruthenium, tantalum nitride, titanium nitride, TiSiN, etc., often serve as liners whereby they form a conformal interface with metal conducting structures. Normally, these materials are deposited by chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), atomic layer deposition, (ALD), sputtering, thermal evaporation, and other related approaches. To utilize these materials as barrier layers, the metal barrier layers must be conformal to conducting metal lines and cannot be placed as blanket layers that would serve as conducting pathways between metal lines. One limiting criteria for these barrier layers is that their contribution to the resistivity of conducting metal lines must not be excessively high; otherwise, the increase in the total resistance of the metal conducting structures would result in reduced performance.
- Diffusion barrier layers comprised of dielectrics including, for example, silicon nitrides, silicon carbides, and silicon carbonitrides, are also utilized in microelectronic devices. These materials are normally deposited by chemical vapor deposition (CVD) and plasma-enhanced chemical vapor deposition (PECVD) approaches and can be deposited as continuous films, e.g., as cap barrier layers. Unlike diffusion barrier layers comprised of metal, the dielectric layers can be deposited as blanket films and can be placed between conducting metal lines. In doing so, these dielectric layers contribute to the capacitance between metal lines. A limiting constraint of these systems is their relatively high dielectric constants (k=4.5-7) that result in a substantial increase in the effective dielectric constant between metal lines and leads to reduced device performance. Decreasing the film thickness of these barrier layers can lead to reductions in the effective dielectric constant; however, insufficiently thick layers may not be reliable and nevertheless may have significant contributions to the effective dielectric constant.
- Barrier layer films that are generated by spin-coating, or other solvent based approaches, that prohibit copper diffusion have also been proposed. These systems can be polymers that may be cured at elevated temperatures to produce rigid, crosslinked systems that are thermally stable to temperatures in excess of 400° C. A primary advantage of many of these systems is the low dielectric constant that these materials exhibit; dielectric constants of 2.6 have been measured. Examples of such systems include: polysilazanes, polycarbosilanes, polysilsesquiazanes, polycarbosilazanes, etc.
- In addition to copper diffusion barrier properties, barrier properties to air permeation is highly desirable for barrier layer films. Air permeation through barrier layer films can adversely lead to oxidation of conducting metal features and result in reduced reliability and/or performance. Some dielectric copper diffusion barriers deposited by CVD and related approaches have been observed to display air barrier properties due to their high density. However, many of the low-k copper diffusion barriers applied by solvent based approaches do not serve as a barrier to air permeation due to their relatively open structure which may contain a significant portion of voids or free volume.
- The present invention relates to interconnect structures including a multilayered dielectric diffusion barrier layer having a low dielectric constant (k<4.0) and which serves as a barrier to metal diffusion and air permeation. The multilayered dielectric diffusion barrier layer of the present invention is comprised of sublayers where at least one air barrier sublayer is a dielectric deposited by CVD or a related process and at least one low-k sublayer is a barrier dielectric deposited by a solvent based approach. The advantage of utilizing both types of dielectrics is that the multilayered dielectric diffusion barrier layer will exhibit a composite dielectric constant that is significantly lower than CVD deposited barrier dielectrics while maintaining barrier properties to air permeation which may not be afforded by low-k solvent deposited barrier dielectrics alone.
- The present invention can be employed in any microelectronic device that utilizes metal interconnect structures including, for example, high speed microprocessors, application specific integrated circuits (ASICs), and memory storage. The utilization of the multilayered dielectric diffusion barrier layer of the present invention is extremely advantageous in comparison to prior art approaches, as it results in microelectronic devices with increased performance through a reduction in the capacitance between conducting metal lines while maintaining properties conducive to generating reliable structures.
- The inventive structure may be comprised of at least one conducting metal feature, formed on a substrate, with the substrate further comprising at least one insulating layer surrounding the conducting metal feature. The insulating layer may surround the at least one conducting metal feature at its bottom, top, and lateral surfaces. The inventive structure may further comprise at least one conductive barrier layer disposed at least at one interface between the insulating layer and the at least one conducting metal feature. The combination of the at least one conducting metal feature and the insulating layers, may be repeated to form a multilevel interconnect stack.
- The structure may be one of a silicon wafer containing microelectronic devices, a ceramic chip carrier, an organic chip carrier, a glass substrate, a gallium arsenide wafer, a silicon carbide wafer, a gallium wafer, or other semiconductor wafer.
- The substrate may be a silicon wafer containing electronic devices. The substrate consists in part, or in entirety, of Si, SiO2, SiGe, Ge, Ga, GaAs, Hg, HgTd, InP, In, Al, or any other semiconducting material that is inorganic or organic in nature.
- In a first embodiment of the present invention, an interconnect structure including the multilayered dielectric diffusion barrier layer comprised of two or more dielectric sublayers that exhibit metal diffusion barrier properties is described. At least one of these sublayers is an air barrier sublayer that may be a CVD deposited dielectric that is impermeable to air diffusion. At least another of these sublayers is a low-k sublayer that is applied by any solvent based approach (e.g., spin-coating) and has a dielectric constant less than 3.0. The low-k sublayer may be placed atop and/or below the air barrier sublayer. Optionally, adhesion promoters may be applied at any of the interfaces in the multilayered dielectric diffusion barrier layer or at interfaces between the sublayers.
- In a first example of the first embodiment, the multilayered dielectric diffusion barrier layer is utilized as a cap barrier layer. The remaining dielectrics in the interconnect structure may be comprised of a via level dielectric, a line level dielectric (which may be identical in composition to the via level dielectric), optional hardmask layers, and optional buried etch stop layers.
- In a second example of the first embodiment, a multilayered dielectric diffusion barrier layer is utilized simultaneously as a cap barrier layer and a via level dielectric. The remaining dielectrics in the interconnect structure may be comprised of a line level dielectric, optional hardmask layers, and optional buried etch stop layers.
- In a third example of the first embodiment, a multilayered dielectric diffusion barrier layer is utilized as a cap barrier layer and is atop an interconnect structure having an interlayer dielectric comprised of at least two dielectrics where the via level dielectric, which is underneath metal lines, chemically differs from the dielectrics in other regions.
- The multilayered dielectric diffusion barrier layer of the present invention has a composite dielectric constant of less than 4.0, prohibits metal diffusion, serves as a barrier to air permeation, and is thermally stable to temperatures greater than 400° C. The multilayered dielectric diffusion barrier layer of the present invention may also contain porosity that further reduces the dielectric constant. The pores may be generated by a removal of a sacrificial moiety that may be polymeric. The pores may also be generated by a process that involves an elimination of a high boiling point solvent. The pores may have a size scale of 0.5-20 nanometers and may have a closed cell morphology.
- In a second embodiment of the present invention, a method to produce the multilayered dielectric diffusion barrier layer is described. The multilayered dielectric diffusion barrier layer of the present invention is generated atop an interconnect structure having exposed metal and dielectric features. Each sublayer is then deposited by either chemical vapor deposition (or related approaches) or by solvent based processes (e.g., spin coating). After each deposition step, the films may be annealed at elevated temperatures (100°-500° C.), exposed to electron beams, and/or irradiated with ultraviolet light, prior to the deposition of the subsequent sublayer. Optionally, adhesion promoters may be applied at any interface of the multilayered dielectric diffusion barrier layer or at interfaces between the sublayers.
- In a third embodiment of the present invention, compositions of the multilayered dielectric diffusion barrier layer, its sublayers, and precursors used to generate these layers are described. At least one air barrier sublayer is produced by a chemical vapor deposition based process whereby the air barrier sublayer is comprised of silicon nitride, silicon carbonitride, or a dielectric having the general composition of SivNwCxOyHz where 0.1≦v≦0.8, 0≦w≦0.8, 0.05≦x≦0.8, 0≦y≦0.3, 0.05≦z≦0.8 for v+w+x+y+z=1. At least one other sublayer is deposited by a solvent based approach that utilizes a polymeric preceramic precursor dissolved in solution. Upon film formation, the polymeric preceramic precursor is converted to an insoluble low-k sublayer having the general composition of SivNwCxOyHz where 0.1≦v≦0.8, 0≦w≦0.8, 0.05≦x≦0.8, 0≦y≦0.3, 0.05≦z≦0.8 for v+w+x+y+z=1.
- Other and further objects, advantages and features of the present invention will be understood by reference to the following specification in conjunction with the annexed drawings, wherein like parts have been given like numbers.
-
FIG. 1 is a cross sectional view of a semiconductor device in accordance with the present invention. -
FIG. 2 is a cross sectional view of another semiconductor device in accordance with the present invention. -
FIG. 3 is a cross sectional view of yet another semiconductor device in accordance with the present invention. - In accordance with the first embodiment of the present invention, an interconnect structure comprising at least one conductive metal feature, with the structure further comprising an interlayer dielectric layer comprised of a line level dielectric and a via level dielectric, surrounding conducting metal features whereby a multilayered dielectric diffusion barrier layer that is a barrier to metal diffusion and air permeation is described.
- The inventive multilayered dielectric diffusion barrier layer has a composite dielectric constant less than 4.0, is thermally stable above temperatures of 300° C., has a thickness between 10 and 500 nm, and is comprised of at least two sublayers where at least one sublayer is an air barrier sublayer and at least another sublayer is a low-k sublayer. The multilayered dielectric diffusion barrier layer of the present invention may have a variety of configurations including, for example, a bilayer with the low-k sublayer atop the air barrier sublayer, a bilayer with the air barrier sublayer atop the low-k sublayer, or a trilayer with the air barrier sublayer placed between two low-k sublayers.
- The air barrier sublayer is a dielectric that is impermeable to air, has a dielectric constant that is between 3.4-7.2, has a thickness between 5 and 100 nm, may be a barrier to metal diffusion, and is deposited by a vapor deposition based process including, for example, chemical vapor deposition, plasma enhanced chemical vapor deposition, physical vapor deposition, or any related process. It may be a dielectric that has a composition of SivNwCxOyHz where 0.1≦v≦0.8, 0≦w≦0.8, 0.05≦x≦0.8, 0≦y≦0.3, 0.05≦z≦0.8, and v+w+x+y+z=1. Examples of the air barrier sublayer including, for example, silicon nitride, silicon carbonitride, silicon oxynitride, silicon dioxide, silicon carbide, and fluorinated glass.
- The low-k sublayer is a dielectric that has a dielectric constant less than 3.3, is a barrier to metal diffusion, has a thickness between 5 and 500 nm, and is generated by a solvent based approach including, but not limited to: spin coating, spray coating, scan coating, and dip coating. The low-k sublayer may be a dielectric comprised of SivNwCxOyHz where 0.1≦v≦0.8, 0≦w≦0.8, 0.05≦x≦0.8, 0≦y≦0.3, 0.05≦z≦0.8, and v+w+x+y+z=1. The low-k sublayer may contain porosity where the porosity may have a size scale of 0.5-20 nm and may have closed cell morphology.
- The interconnect structure of the present invention is further comprised of at least one low dielectric constant material. The low dielectric constant material may be any dielectric known in the art including, for example, spin-on systems such as: polysiloxanes, polysilsesquioxanes, polyarylenes, poly(arylene ethers), or dielectric films that are generated by vapor deposition approaches which may have a composition SivNwCxOyHz where 0.05≦v≦0.8, 0≦w≦0.9, 0.05≦x≦0.8, 0≦y≦0.8, 0.05≦z≦0.8 for v+w+x+y+z=1. Furthermore, the inventive low dielectric constant material may be porous. Finally, the low dielectric constant material may be air or an inert gas.
- In addition, the interconnect structure of the present invention is further comprised of conducting metal features which may be comprised of copper, silver, gold, aluminum and alloys thereof. The conducting metal lines may have a metal at the top surface that reduces the electromigration characteristics of the interconnect structure that may be comprised of a composition including: cobalt, tungsten, phosphorous, and combinations thereof. The conducting metal lines may have a moiety at the top surface that reduces the propensity of the metal lines to oxidize. Examples of such moieties include: benzotriazoles, amines, amides, imides, thioesters, thioethers, ureas, urethanes, nitriles, isocyanates, thiols, sulfones, phosphines, phosphine oxides, phosphonimides, pyridines, imidazoles, imides, oxazoles, benzoxazoles, thiazoles, pyrazoles, triazoles, thiophenes, oxadiazoles, thiazines, thiazoles, quionoxalines, benzimidazoles, oxindoles, and indolines.
- Furthermore, the inventive interconnect structure is further comprised of a lining metal containing barrier layers that are used to prevent metal diffusion. The lining metal containing barrier layers may be comprised of: tantalum, tantalum nitride, tungsten, titanium, titanium nitride, ruthenium, TiSiN, and combinations thereof.
- Finally, optional hardmask dielectric and dielectric etch stop layers may be present in the inventive structure. Illustrative examples as such dielectric materials include polysiloxanes, polysilsesquioxanes, or any CVD deposited dielectric having the composition SivNwCxOyHz where 0.05≦v≦0.8, 0≦w≦0.9, 0.05≦x≦0.8, 0≦y≦0.8, 0.05≦z≦0.8 for v+w+x+y+z=1.
- Referring to
FIG. 1 , in the first embodiment, an example of aninterconnect structure 40, comprised ofmultiple levels 1000 where each level may consist of a vialevel 1100 andline level 1200, is shown. The interconnect structure contains conducting metal features 33 that traverse through the structure and may have interfaces with a liningmetal containing barrier 34. The conducting metal features and lining metal containing barrier are surrounded by dielectrics. The dielectrics in the via level include a low dielectricconstant material 32 and the inventive multilayered dielectricdiffusion barrier layer 39 that is comprised of at least two sublayers—theair barrier sublayer 36 and the low-k sublayer 38. The dielectrics in theline level 1200 include a low dielectricconstant material 31 and anoptional hardmask dielectric 41. Optionally, a dielectricetch stop layer 37 may be placed between the low dielectric constant materials in the via level and line level (32 & 31). The low dielectric constant material in the via level and line level (32 & 31, respectively) may be identical in composition or may chemically differ. - Referring to
FIG. 2 , in the first embodiment, an example of anotherinterconnect structure 40, comprised ofmultiple levels 1000 where each level may consist of a vialevel 1100 andline level 1200, is shown. The interconnect structure contains conducting metal features 33 that traverse through the structure and may have interfaces with a liningmetal containing barrier 34. The conducting metal features and lining metal containing barrier are surrounded by dielectrics. The dielectrics in the via level include the inventive multilayered dielectricdiffusion barrier layer 39 that is comprised of at least two sublayers—theair barrier sublayer 36 and the low-k sublayer 38. The dielectrics in the line level include a low dielectricconstant material 31 and anoptional hardmask dielectric 41. Optionally, a dielectricetch stop layer 37 may be placed between the low dielectric constant materials in theline level 31 and the multilayered dielectricdiffusion barrier layer 39. - Referring to
FIG. 3 , in the first embodiment, another example of aninterconnect structure 40, comprised ofmultiple levels 1000 where each level may consist of a vialevel 1100 andline level 1200, is shown. The interconnect structure contains conducting metal features 33 that traverse through the structure and may have interfaces with a liningmetal containing barrier 34. The conducting metal features and lining metal containing barrier are surrounded by dielectrics. The dielectrics in the line level include a low dielectricconstant material 43. The dielectrics in the via level include the identical low dielectricconstant material 43 in regions not directly underlying conducting metal lines, a chemically different low dielectricconstant material 42 which is present under conducting metal lines, and the inventive multilayered dielectric diffusion barrier layer. Optionally, a dielectricetch stop layer 37 may be placed between the low dielectricconstant material 42 and the liningmetal containing barrier 34 that is above it. - An adhesion promoter may be present between the multilayered dielectric diffusion barrier layer and dielectric layers above and/or below the multilayered dielectric diffusion barrier layer. Also, an adhesion promoter may be present between the sublayers of the multilayered dielectric diffusion barrier layer. The adhesion promoters may be selected from the group consisting of SiaLbRc, wherein L is selected from the group consisting of hydroxy, methoxy, ethoxy, acetoxy, alkoxy, carboxy, amines, halogens, R is selected from the group consisting of hydride, methyl, ethyl, vinyl, and phenyl (any alkyl or aryl), a is from 0.25 to 0.5, b is from 0.1 to 0.8, c is from 0 to 0.7, and the sum of a+b+c is 1. Examples of adhesion promoters that may be used in the present invention include: hexamethyldisilazane, vinyltriacetoxysilane, aminopropyltrimethoxysilane, and vinyl trimethoxysilane.
- In accordance with the second embodiment of the present invention, a method of generating a multilayered dielectric diffusion barrier layer comprising: applying a coating of a polymeric preceramic precursor by a solvent based approach, converting the polymeric preceramic precursor into the low-k sublayer, and applying a coating of an air barrier sublayer is described.
- The solvent based approach is used to deposit the polymeric preceramic precursor from solution to produce a film and can be performed by any process known in the art and may be one of: spin coating, spray coating, scan coating, or dip coating. The conversion of the polymeric preceramic precursor film into the low-k sublayer is through the use of one or a combination of any suitable processes including, for example, thermal curing, electron irradiation, ion irradiation, irradiation with ultraviolet and/or visible light. The thermal curing can be performed under inert atmospheres and/or at temperatures in excess of 400° C. Crosslinking mechanisms may occur during the conversion of the polymeric preceramic precursor into the low-k sublayer.
- Methods used to generate porosity in the low-k sublayer may be utilized. Porosity may be formed by codissolving a sacrificial moiety in the solution containing the polymeric preceramic precursor. Upon conversion of the polymeric preceramic precursor into the low-k sublayer, the sacrificial moiety may be a polymeric material that degrades into low molecular weight byproducts and are expelled from the film. Alternatively, the porosity may be generated from an approach that utilizes a high boiling point solvent that is expelled from the film during the conversion of the polymeric preceramic precursor into the low-k sublayer.
- The air barrier sublayer is applied by any vapor based deposition process known in the art including, for example, chemical vapor deposition, plasma enhanced chemical vapor deposition, and physical vapor deposition. The air barrier sublayer may be annealed through the use of one or a combination of any suitable processes including, for example, thermal curing, electron irradiation, ion irradiation, irradiation with ultraviolet and/or visible light. The thermal curing can be performed under inert atmospheres and/or at temperatures in excess of 400° C. Further densification of the air barrier sublayer may occur during the annealing process.
- The annealing of the air barrier sublayer and the polymeric preceramic precursor into the low-k sublayer can be performed simultaneously. Furthermore, these annealing steps may coincide with the annealing process of other layers including the low dielectric constant material, hardmasks, and/or buried etch stops.
- Numerous steps can be applied to enhance adhesion of the sublayers to the other sublayers and also to adjacent layers. One example is the aforementioned use of adhesion promoters. The adhesion promoter may be applied onto the substrate prior to or after the deposition of any sublayer. For the low-k sublayer, the adhesion promoter may be codissolved in the solution containing the polymeric preceramic precursor and may segregate to film interfaces either during application or during the conversion of the polymeric preceramic precursor into the low-k sublayer. Alternatively, the adhesion promoter may be applied to the film comprised of the polymeric preceramic precursor prior to the conversion of the polymeric preceramic precursor into the low-k sublayer. Finally, dry etch processes employing a reactive plasma may be applied to any of the sublayers, layers underlying any sublayers, and the film comprised of the polymeric preceramic precursor in order to modify the surface of the exposed film and enhance adhesion.
- Methods used to clean or eliminate any chemicals remaining from other processes may also be applied to the substrate prior to the deposition of the multilayered dielectric diffusion barrier layer. This cleaning may involve exposing the substrate to acids, bases, and/or organic solvents. This cleaning may also involve dry etch processes.
- In accordance with the third embodiment of the present invention, compositions for the generation of a multilayered dielectric diffusion barrier layer having a solvent for application of the low-k sublayer by the solvent based approach, a polymeric preceramic precursor that is converted to a low-k sublayer, and an air barrier sublayer is described.
- The polymeric preceramic precursor may be a silicon containing system and may be comprised of the following: polysilazanes, polycarbosilanes, polysilasilazanes, polysilanes, polysilacarbosilanes, polysiloxazanes, polycarbosilazanes, polysilylcarbodiimides, polysilsesquiazanes, polysilsesquiazanes, and polysilacarbosilazanes. A highly preferred polymeric precursor is polyureamethylinylsilazane (KiON). The polymeric preceramic precursor may contain some component of polysiloxanes or polysilsesquioxanes. The polymeric preceramic precursor may have pendant functional groups bonded to the chain backbone including, hydrido, vinyl, allyl, alkoxy, silyl, and alkyl groups. The polymeric preceramic precursor may have pendant functional groups bonded to the chain backbone that may have metal binding properties including: amines, amides, imides, thioesters, thioethers, ureas, urethanes, nitrides, isocyanates, thiols, sulfones, phosphines, phosphine oxides, phosphonimides, benzotriazoles, pyridines, imidazoles, imides, oxazoles, benzoxazoles, thiazoles, pyrazoles, triazoles, thiophenes, oxadiazoles, thiazines, thiazoles, quionoxalines, benzimidazoles, oxindoles, and indolines. The molecular weight of the polymeric preceramic precursor may be between 500 and 1,000,000 daltons. The polymeric preceramic precursor may be a homopolymer, random copolymer, block copolymer, or a polymer blend and can have any chain architecture including linear, networked, branched, and dendrimeric. The polymeric preceramic precursor may have a composition of SivNwCxOyHz where 0.1≦v≦0.8, 0≦w≦0.8, 0.05≦x≦0.8, 0≦y≦0.3, 0.05≦z≦0.8, and v+w+x+y+z=1.
- The solvent based approach involves a solution of the polymeric preceramic precursor dissolved in an organic solvent. The organic solvent may be one or a combination of the following solvents: propylene glycol methyl ether acetate (PGMEA), propylene glycol methyl ether (PGME), toluene, xylene, anisole, mesitylene, butyrolactone, cyclohexanone, hexanone, ethyl lactate, and heptanone. The solution may contain an antistriation agent that is codissolved with the polymeric preceramic precursor to produce films of high uniformity. The amount of antistriation agent may be less than 1% of the solution containing the polymeric preceramic precursor. An adhesion promoter may also be co-dissolved in the solution containing the polymeric preceramic precursor. The adhesion promoter may be selected from the group consisting of SiaLbRc, wherein L is selected from the group consisting of hydroxy, methoxy, ethoxy, acetoxy, alkoxy, carboxy, amines, halogens, R is selected from the group consisting of hydrido, methyl, ethyl, vinyl, and phenyl (any alkyl or aryl), a is from 0.25 to 0.5, b is from 0.1 to 0.8, c is from 0 to 0.7, and the sum of a+b+c is 1. The adhesion promoter may be: hexamethyldisilazane, vinyltriacetoxysilane, aminopropyltrimethoxysilane, vinyl trimethoxysilane, and combinations thereof. The adhesion promoter may be less than 2% of the solution containing the polymeric preceramic precursor.
- A sacrificial moiety to produce porosity may be codissolved in the solution containing the polymeric preceramic precursor. The sacrificial moiety may be a sacrificial polymeric material that degrades into low molecular weight byproducts that are expelled from the film during the conversion of the polymeric preceramic precursor into the low-k sublayer. The sacrificial polymeric material may be one of, a combination of, or a copolymer of: poly(stryenes), poly(esters), poly(methacrylates), poly(acrylates) and poly(glycols), poly(amides), and poly(norbornenes). The sacrificial moiety may be a high boiling point solvent.
- Upon conversion of the polymeric preceramic precursor into the low-k sublayer, the low-k sublayer may have a composition of SivNwCxOyHz where 0.1≦v≦0.8, 0≦w≦0.8, 0.05≦x≦0.8, 0≦y≦0.3, 0.05≦z≦0.8 for v+w+x+y+z=1. A more preferred composition for the low-k sublayer is SivNwCxOyHz where v=0.16±0.05, w=0.17±0.05, x=0.17±0.05, y=0, z=0.5±0.1 for v+w+x+y+z=1.
- The air barrier sublayer may have a composition of SivNwCxOyHz where 0.1≦v≦0.8, 0≦w≦0.8, 0.05≦x≦0.8, 0≦y≦0.3, 0.05≦z≦0.8 for v+w+x+y+z=1. A preferred composition for the air barrier sublayer is SivNwCxOyHz where v=0.28±0.05, w=0.12±0.05, x=0.28±0.05, y=0, z=0.32±0.05 for v+w+x+y+z=1. Another preferred composition for the air barrier sublayer is SivNwCxOyHz where v=0.28±0.05, w=0, x=0.32±0.05, y=0, z=0.4±0.10 for v+w+x+y+z=1.
- While the present invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/117,536 US20110226981A1 (en) | 2003-04-17 | 2011-05-27 | Multilayered cap barrier in microelectronic interconnect structures |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US46375803P | 2003-04-17 | 2003-04-17 | |
US10/648,884 US7081673B2 (en) | 2003-04-17 | 2003-08-27 | Multilayered cap barrier in microelectronic interconnect structures |
US11/416,028 US7470597B2 (en) | 2003-04-17 | 2006-05-02 | Method of fabricating a multilayered dielectric diffusion barrier layer |
US12/143,918 US7951705B2 (en) | 2003-04-17 | 2008-06-23 | Multilayered cap barrier in microelectronic interconnect structures |
US13/117,536 US20110226981A1 (en) | 2003-04-17 | 2011-05-27 | Multilayered cap barrier in microelectronic interconnect structures |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/143,918 Division US7951705B2 (en) | 2003-04-17 | 2008-06-23 | Multilayered cap barrier in microelectronic interconnect structures |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110226981A1 true US20110226981A1 (en) | 2011-09-22 |
Family
ID=33162366
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/648,884 Expired - Lifetime US7081673B2 (en) | 2003-04-17 | 2003-08-27 | Multilayered cap barrier in microelectronic interconnect structures |
US11/416,028 Expired - Fee Related US7470597B2 (en) | 2003-04-17 | 2006-05-02 | Method of fabricating a multilayered dielectric diffusion barrier layer |
US12/143,918 Expired - Fee Related US7951705B2 (en) | 2003-04-17 | 2008-06-23 | Multilayered cap barrier in microelectronic interconnect structures |
US13/117,536 Abandoned US20110226981A1 (en) | 2003-04-17 | 2011-05-27 | Multilayered cap barrier in microelectronic interconnect structures |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/648,884 Expired - Lifetime US7081673B2 (en) | 2003-04-17 | 2003-08-27 | Multilayered cap barrier in microelectronic interconnect structures |
US11/416,028 Expired - Fee Related US7470597B2 (en) | 2003-04-17 | 2006-05-02 | Method of fabricating a multilayered dielectric diffusion barrier layer |
US12/143,918 Expired - Fee Related US7951705B2 (en) | 2003-04-17 | 2008-06-23 | Multilayered cap barrier in microelectronic interconnect structures |
Country Status (6)
Country | Link |
---|---|
US (4) | US7081673B2 (en) |
EP (1) | EP1620877A4 (en) |
JP (1) | JP4988335B2 (en) |
KR (1) | KR100791438B1 (en) |
TW (1) | TWI277158B (en) |
WO (1) | WO2004095510A2 (en) |
Families Citing this family (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200503163A (en) * | 2003-07-11 | 2005-01-16 | Nanya Technology Corp | Bit line contact structure and manufacturing method thereof |
US6967405B1 (en) * | 2003-09-24 | 2005-11-22 | Yongsik Yu | Film for copper diffusion barrier |
US7420275B1 (en) | 2003-09-24 | 2008-09-02 | Novellus Systems, Inc. | Boron-doped SIC copper diffusion barrier films |
JP4178241B2 (en) * | 2004-02-12 | 2008-11-12 | 富士通マイクロエレクトロニクス株式会社 | Method for generating capacitance value rule table for wiring capacitance extraction and capacitance value rule file generation program |
US7282438B1 (en) | 2004-06-15 | 2007-10-16 | Novellus Systems, Inc. | Low-k SiC copper diffusion barrier films |
US7678682B2 (en) * | 2004-11-12 | 2010-03-16 | Axcelis Technologies, Inc. | Ultraviolet assisted pore sealing of porous low k dielectric films |
TWI338171B (en) * | 2005-05-02 | 2011-03-01 | Au Optronics Corp | Display device and wiring structure and method for forming the same |
US20070117377A1 (en) * | 2005-11-23 | 2007-05-24 | Chih-Chao Yang | Conductor-dielectric structure and method for fabricating |
KR100798247B1 (en) * | 2006-08-31 | 2008-01-24 | 동부일렉트로닉스 주식회사 | Method for fabricating semiconductor device |
US7749892B2 (en) * | 2006-11-29 | 2010-07-06 | International Business Machines Corporation | Embedded nano UV blocking and diffusion barrier for improved reliability of copper/ultra low K interlevel dielectric electronic devices |
FR2911432A1 (en) * | 2007-01-11 | 2008-07-18 | Stmicroelectronics Crolles Sas | Integrated electronic circuit for use in electronic card, has insulating layer including two insulating zones at level of interconnections or level of contacts, where zones are made of different materials |
US7871923B2 (en) * | 2007-01-26 | 2011-01-18 | Taiwan Semiconductor Maufacturing Company, Ltd. | Self-aligned air-gap in interconnect structures |
US7915166B1 (en) | 2007-02-22 | 2011-03-29 | Novellus Systems, Inc. | Diffusion barrier and etch stop films |
JP5071474B2 (en) * | 2007-03-13 | 2012-11-14 | 富士通株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US8173537B1 (en) | 2007-03-29 | 2012-05-08 | Novellus Systems, Inc. | Methods for reducing UV and dielectric diffusion barrier interaction |
US8242016B2 (en) * | 2007-05-14 | 2012-08-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Approach for reducing copper line resistivity |
US8124522B1 (en) | 2008-04-11 | 2012-02-28 | Novellus Systems, Inc. | Reducing UV and dielectric diffusion barrier interaction through the modulation of optical properties |
JP2010021401A (en) * | 2008-07-11 | 2010-01-28 | Fujitsu Microelectronics Ltd | Semiconductor device and method of manufacturing the same |
JP5663160B2 (en) * | 2009-09-28 | 2015-02-04 | 東京応化工業株式会社 | Surface treatment agent and surface treatment method |
JP5680932B2 (en) * | 2009-11-13 | 2015-03-04 | 東京応化工業株式会社 | Surface treatment agent and surface treatment method |
US8247332B2 (en) | 2009-12-04 | 2012-08-21 | Novellus Systems, Inc. | Hardmask materials |
US9490165B2 (en) * | 2010-12-30 | 2016-11-08 | Globalfoundries Singapore Pte. Ltd. | Reliable interconnect integration scheme |
KR20170002668A (en) | 2011-12-20 | 2017-01-06 | 인텔 코포레이션 | Conformal low temperature hermetic dielectric diffusion barriers |
KR101880155B1 (en) * | 2011-12-22 | 2018-07-19 | 에스케이하이닉스 주식회사 | Stacked semiconductor package having the same |
CN103258779B (en) * | 2012-02-17 | 2015-05-20 | 中芯国际集成电路制造(上海)有限公司 | Copper interconnection structure and manufacturing method thereof |
US10325773B2 (en) | 2012-06-12 | 2019-06-18 | Novellus Systems, Inc. | Conformal deposition of silicon carbide films |
US10832904B2 (en) | 2012-06-12 | 2020-11-10 | Lam Research Corporation | Remote plasma based deposition of oxygen doped silicon carbide films |
US9234276B2 (en) | 2013-05-31 | 2016-01-12 | Novellus Systems, Inc. | Method to obtain SiC class of films of desired composition and film properties |
US10211310B2 (en) | 2012-06-12 | 2019-02-19 | Novellus Systems, Inc. | Remote plasma based deposition of SiOC class of films |
US9337068B2 (en) | 2012-12-18 | 2016-05-10 | Lam Research Corporation | Oxygen-containing ceramic hard masks and associated wet-cleans |
US9337082B2 (en) * | 2013-01-18 | 2016-05-10 | Globalfoundries Inc. | Metal lines having etch-bias independent height |
US10043706B2 (en) * | 2013-01-18 | 2018-08-07 | Taiwan Semiconductor Manufacturing Company Limited | Mitigating pattern collapse |
US10297442B2 (en) | 2013-05-31 | 2019-05-21 | Lam Research Corporation | Remote plasma based deposition of graded or multi-layered silicon carbide film |
US20160314964A1 (en) | 2015-04-21 | 2016-10-27 | Lam Research Corporation | Gap fill using carbon-based films |
US20170358445A1 (en) | 2016-06-13 | 2017-12-14 | Gvd Corporation | Methods for plasma depositing polymers comprising cyclic siloxanes and related compositions and articles |
US11679412B2 (en) | 2016-06-13 | 2023-06-20 | Gvd Corporation | Methods for plasma depositing polymers comprising cyclic siloxanes and related compositions and articles |
EP3282037B1 (en) * | 2016-08-09 | 2022-12-07 | IMEC vzw | Formation of a transition metal nitride |
US10002787B2 (en) | 2016-11-23 | 2018-06-19 | Lam Research Corporation | Staircase encapsulation in 3D NAND fabrication |
US9837270B1 (en) | 2016-12-16 | 2017-12-05 | Lam Research Corporation | Densification of silicon carbide film using remote plasma treatment |
US11450526B2 (en) | 2018-05-30 | 2022-09-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Cyclic spin-on coating process for forming dielectric material |
CN113206035A (en) * | 2020-02-03 | 2021-08-03 | 广东汉岂工业技术研发有限公司 | BEOL process based integrated circuit structure and method of forming the same |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5225318A (en) * | 1990-07-02 | 1993-07-06 | Ocg Microelectronic Materials, Inc. | Selected photoactive methylolated cyclohexanol compounds and their use in forming positive resist image patterns |
US5789325A (en) * | 1996-04-29 | 1998-08-04 | Dow Corning Corporation | Coating electronic substrates with silica derived from polycarbosilane |
US6204202B1 (en) * | 1999-04-14 | 2001-03-20 | Alliedsignal, Inc. | Low dielectric constant porous films |
US6265779B1 (en) * | 1998-08-11 | 2001-07-24 | International Business Machines Corporation | Method and material for integration of fuorine-containing low-k dielectrics |
US6287990B1 (en) * | 1998-02-11 | 2001-09-11 | Applied Materials, Inc. | CVD plasma assisted low dielectric constant films |
US6383913B1 (en) * | 2001-04-06 | 2002-05-07 | United Microelectronics Corp. | Method for improving surface wettability of low k material |
US20020130417A1 (en) * | 1998-12-01 | 2002-09-19 | Tri-Rung Yew | Dual damascene structure for the wiring-line structures of multi-level interconnects in integrated circuit |
US20020172811A1 (en) * | 2001-05-16 | 2002-11-21 | International Business Machines Corporation | Laminated diffusion barrier |
US6489030B1 (en) * | 2000-04-14 | 2002-12-03 | Honeywell International, Inc. | Low dielectric constant films used as copper diffusion barrier |
US20030089988A1 (en) * | 2001-11-14 | 2003-05-15 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US20030162384A1 (en) * | 2002-02-28 | 2003-08-28 | Smith Patricia Beauregard | Semiconductor devices and methods of manufacturing such semiconductor devices |
US6917108B2 (en) * | 2002-11-14 | 2005-07-12 | International Business Machines Corporation | Reliable low-k interconnect structure with hybrid dielectric |
US20050156285A1 (en) * | 2004-01-16 | 2005-07-21 | International Business Machines Corporation | Low k and ultra low k SiCOH dielectric films and methods to form the same |
US6940173B2 (en) * | 2003-01-29 | 2005-09-06 | International Business Machines Corporation | Interconnect structures incorporating low-k dielectric barrier films |
US20050194619A1 (en) * | 2005-01-21 | 2005-09-08 | International Business Machines Corporation | SiCOH dielectric material with improved toughness and improved Si-C bonding, semiconductor device containing the same, and method to make the same |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001044202A (en) * | 1999-07-30 | 2001-02-16 | Nec Corp | Semiconductor device and manufacture thereof |
JP3979791B2 (en) * | 2000-03-08 | 2007-09-19 | 株式会社ルネサステクノロジ | Semiconductor device and manufacturing method thereof |
JP3532830B2 (en) * | 2000-05-24 | 2004-05-31 | キヤノン販売株式会社 | Semiconductor device and manufacturing method thereof |
WO2002054484A2 (en) * | 2001-01-03 | 2002-07-11 | Dow Corning Corporation | Metal ion diffusion barrier layers |
US6656532B2 (en) * | 2001-05-17 | 2003-12-02 | Honeywell International Inc. | Layered hard mask and dielectric materials and methods therefor |
JP2002373937A (en) * | 2001-06-15 | 2002-12-26 | Fujitsu Ltd | Semiconductor device and its manufacturing method |
JP3745257B2 (en) * | 2001-08-17 | 2006-02-15 | キヤノン販売株式会社 | Semiconductor device and manufacturing method thereof |
JP4803625B2 (en) * | 2001-09-04 | 2011-10-26 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
-
2003
- 2003-08-27 US US10/648,884 patent/US7081673B2/en not_active Expired - Lifetime
-
2004
- 2004-04-05 KR KR1020057017526A patent/KR100791438B1/en not_active IP Right Cessation
- 2004-04-05 JP JP2006509706A patent/JP4988335B2/en not_active Expired - Fee Related
- 2004-04-05 EP EP04749753A patent/EP1620877A4/en not_active Withdrawn
- 2004-04-05 WO PCT/US2004/010443 patent/WO2004095510A2/en active Application Filing
- 2004-04-14 TW TW093110395A patent/TWI277158B/en not_active IP Right Cessation
-
2006
- 2006-05-02 US US11/416,028 patent/US7470597B2/en not_active Expired - Fee Related
-
2008
- 2008-06-23 US US12/143,918 patent/US7951705B2/en not_active Expired - Fee Related
-
2011
- 2011-05-27 US US13/117,536 patent/US20110226981A1/en not_active Abandoned
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5225318A (en) * | 1990-07-02 | 1993-07-06 | Ocg Microelectronic Materials, Inc. | Selected photoactive methylolated cyclohexanol compounds and their use in forming positive resist image patterns |
US5789325A (en) * | 1996-04-29 | 1998-08-04 | Dow Corning Corporation | Coating electronic substrates with silica derived from polycarbosilane |
US6287990B1 (en) * | 1998-02-11 | 2001-09-11 | Applied Materials, Inc. | CVD plasma assisted low dielectric constant films |
US6265779B1 (en) * | 1998-08-11 | 2001-07-24 | International Business Machines Corporation | Method and material for integration of fuorine-containing low-k dielectrics |
US20020130417A1 (en) * | 1998-12-01 | 2002-09-19 | Tri-Rung Yew | Dual damascene structure for the wiring-line structures of multi-level interconnects in integrated circuit |
US6204202B1 (en) * | 1999-04-14 | 2001-03-20 | Alliedsignal, Inc. | Low dielectric constant porous films |
US6489030B1 (en) * | 2000-04-14 | 2002-12-03 | Honeywell International, Inc. | Low dielectric constant films used as copper diffusion barrier |
US6383913B1 (en) * | 2001-04-06 | 2002-05-07 | United Microelectronics Corp. | Method for improving surface wettability of low k material |
US20020172811A1 (en) * | 2001-05-16 | 2002-11-21 | International Business Machines Corporation | Laminated diffusion barrier |
US20030089988A1 (en) * | 2001-11-14 | 2003-05-15 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US20030162384A1 (en) * | 2002-02-28 | 2003-08-28 | Smith Patricia Beauregard | Semiconductor devices and methods of manufacturing such semiconductor devices |
US6917108B2 (en) * | 2002-11-14 | 2005-07-12 | International Business Machines Corporation | Reliable low-k interconnect structure with hybrid dielectric |
US6940173B2 (en) * | 2003-01-29 | 2005-09-06 | International Business Machines Corporation | Interconnect structures incorporating low-k dielectric barrier films |
US20050156285A1 (en) * | 2004-01-16 | 2005-07-21 | International Business Machines Corporation | Low k and ultra low k SiCOH dielectric films and methods to form the same |
US20050194619A1 (en) * | 2005-01-21 | 2005-09-08 | International Business Machines Corporation | SiCOH dielectric material with improved toughness and improved Si-C bonding, semiconductor device containing the same, and method to make the same |
Also Published As
Publication number | Publication date |
---|---|
TWI277158B (en) | 2007-03-21 |
US20040207084A1 (en) | 2004-10-21 |
KR20050120764A (en) | 2005-12-23 |
US7951705B2 (en) | 2011-05-31 |
US20060197224A1 (en) | 2006-09-07 |
WO2004095510A2 (en) | 2004-11-04 |
US7470597B2 (en) | 2008-12-30 |
JP2006523954A (en) | 2006-10-19 |
TW200503123A (en) | 2005-01-16 |
WO2004095510A3 (en) | 2006-02-02 |
JP4988335B2 (en) | 2012-08-01 |
KR100791438B1 (en) | 2008-01-04 |
EP1620877A4 (en) | 2009-12-09 |
US7081673B2 (en) | 2006-07-25 |
US20080254614A1 (en) | 2008-10-16 |
EP1620877A2 (en) | 2006-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7951705B2 (en) | Multilayered cap barrier in microelectronic interconnect structures | |
US7256146B2 (en) | Method of forming a ceramic diffusion barrier layer | |
US7879717B2 (en) | Polycarbosilane buried etch stops in interconnect structures | |
US9059249B2 (en) | Interconnect structures containing a photo-patternable low-k dielectric with a curved sidewall surface | |
US8659115B2 (en) | Airgap-containing interconnect structure with improved patternable low-K material and method of fabricating | |
US9431295B2 (en) | Interconnect structure including a modified photoresist as a permanent interconnect dielectric and method of fabricating same | |
US20040041269A1 (en) | Semiconductor device and manufacturing method thereof | |
US20040061236A1 (en) | Semiconductor device provided with a dielectric film including porous structure and manufacturing method thereof | |
US6929982B2 (en) | Patterning layers comprised of spin-on ceramic films | |
CN100505223C (en) | Multilayered covering barrier in microelectronic interconnect structures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |