US20120069288A1 - Liquid crystal polymer layer for encapsulation and improved hermiticity of circuitized substrates - Google Patents
Liquid crystal polymer layer for encapsulation and improved hermiticity of circuitized substrates Download PDFInfo
- Publication number
- US20120069288A1 US20120069288A1 US12/884,392 US88439210A US2012069288A1 US 20120069288 A1 US20120069288 A1 US 20120069288A1 US 88439210 A US88439210 A US 88439210A US 2012069288 A1 US2012069288 A1 US 2012069288A1
- Authority
- US
- United States
- Prior art keywords
- layer
- lcp
- copper foil
- ptfe
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B37/00—Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding
- B32B37/02—Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding characterised by a sequence of laminating steps, e.g. by adding new layers at consecutive laminating stations
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3452—Solder masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2309/00—Parameters for the laminating or treatment process; Apparatus details
- B32B2309/08—Dimensions, e.g. volume
- B32B2309/10—Dimensions, e.g. volume linear, e.g. length, distance, width
- B32B2309/105—Thickness
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2327/00—Polyvinylhalogenides
- B32B2327/12—Polyvinylhalogenides containing fluorine
- B32B2327/18—PTFE, i.e. polytetrafluoroethylene
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2457/00—Electrical equipment
- B32B2457/20—Displays, e.g. liquid crystal displays, plasma displays
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/0141—Liquid crystal polymer [LCP]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/06—Lamination
- H05K2203/061—Lamination of previously made multilayered subassemblies
Definitions
- the present invention relates to manufacturing and preparation of circuit boards and, more specifically, to a structure wherein liquid crystal polymer (LCP) is utilized as a layer in a substrate and as a near hermetically sealing encapsulation layer.
- LCP liquid crystal polymer
- ASICs Application-Specific Integrated Circuits
- FPGAs Field-Programmable Gate Arrays
- Conductive joints can be formed during lamination using an electrically conductive adhesive. As a result, one is able to fabricate structures with vertically terminated vias of arbitrary depth. Replacement of conventional plated through holes with vertically-terminated vias opens up additional wiring channels on layers above and below the terminated vias and eliminates via stubs which cause reflective signal loss. More and more substrate designs require signal paths that can handle frequencies on the order of multi-gigahertz.
- LCP liquid crystal polymer
- LTCC low temperature co-fired ceramic
- U.S. Pat. No. 7,114,312 by Coppeta, et al granted Oct. 3, 2006 for LOW TEMPERATURE METHODS FOR HERMETICALLY SEALING RESERVOIR DEVICES discloses a method for hermetically sealing an opening in a reservoir of a containment device.
- the method comprises applying a polymeric material to an opening in a reservoir of a containment device, the reservoir comprising reservoir contents (such as a drug or a sensor) to be hermetically isolated within the reservoir, the applied polymeric material closing off the opening and forming a temporary seal; and adhering a hermetic sealing material onto the polymeric material to hermetically seal the opening.
- the reservoir can be a micro-reservoir.
- the containment device can comprise an array of two or more of reservoirs, and the method comprises hermetically sealing each of the two or more reservoirs.
- U.S. Pat. No. 6,982,480 by Shi granted Jan. 3, 2006 for NEAR HERMETIC PACKAGING OF GALLIUM ARSENIDE SEMICONDUCTOR DEVICES AND MANUFACTURING METHOD THEREFOR discloses a near-hermetic microwave semiconductor device suitable for wideband high frequency applications including Phased Array Antenna systems.
- a PWB is a substrate; a GaAs Monolithic Microwave Integrated Circuit (MMIC) is disposed on the substrate; a silicon carbide sealant is disposed on the MMIC; and a Backside Interconnect with solder attachment connects the substrate to the silicon carbide-coated MMIC.
- a conformal coating is disposed on the sealant, and a cover is disposed on the conformally-coated MMIC.
- a method and structure of hermetically or near hermetically sealing a plurality of card structures there is provided a method and structure of hermetically or near hermetically sealing a plurality of card structures.
- a substrate for use in a printed circuit board has a liquid crystal polymer buildup layer.
- a first aspect of the invention is directed to adding a build-up layer on top and/or bottom of any substrate to improve hermeticity of the substrate.
- a second aspect of the invention is directed to adding a soldermask-like layer on top and/or bottom of a substrate to improve the hermeticity thereof.
- a third aspect of the invention is directed to adding a soldermask-like layer on top and/or bottom of an all-LCP substrate, creating a near-hermetic substrate.
- a fourth aspect of the invention is directed to adding a custom-carved LCP sheet on top and/or bottom of any substrate, creating a near-hermetic substrate.
- a fifth aspect of the invention is directed to adding a custom-carved LCP sheet on top and/or bottom of an all-LCP substrate, creating a hermetic substrate.
- a sixth aspect of the invention is directed to adding a custom-carved copper-clad LCP lid on top and/or bottom of any substrate, creating a near-hermetic, electromagnetic interference (EMI)-shielded substrate.
- EMI electromagnetic interference
- a seventh aspect of the invention is directed to adding a custom-carved, copper-clad LCP lid on top and/or bottom of an all-LCP substrate, creating a hermetic, EMI-shielded substrate.
- An eighth aspect of the invention is directed to using an external LCP layer as a core that is produced with high temperature melting and/or low temperature melting LCP.
- a ninth aspect of the invention is directed to using an external LCP layer as core that is produced with embedded resistors.
- a tenth aspect of the invention is directed to using an external LCP layer that can be electrically conductive containing an adhesive filled core.
- An eleventh aspect of the invention is directed to an external LCP layer that can be a nanoparticle and/or a micro-particle filled core.
- a twelfth aspect of the invention is directed to an external LCP layer that can be simultaneously used for through hole and/or micro via filling.
- the external LCP layer can be larger than the substrate to allow for a flexible panel edge.
- Liquid crystal polymer (LCP) materials have a number of electrical properties compatible with transmission of signals at multi-GHz frequencies, including low moisture absorption and low electrical loss. These properties make LCP a good material for encapsulating electronic substrates and greatly improving the substrates' hermeticity.
- This invention describes designs/structures and a manufacturing process of LCP external layers on a substrate where an external LCP material layer encapsulates and improves hermeticity of the electronic substrate or module.
- External LCP layers can be a part of a package or can be a protecting solder mask layer.
- LCP can have shapes cut in the material, or cavities made within the material; or drilled LCP can be used.
- a solid copper plane with vias stitched along the edge is designed into the substrate and LCP cap assembly.
- FIGS. 1 a - e show a sectional view illustrating the steps to form a core member according to one embodiment of the present invention
- FIG. 2 shows the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention
- FIGS. 3 a - c shows a perspective view of various embodiments of the present invention
- FIGS. 4 a - b shows the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention
- FIGS. 5 a - d shows the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention
- FIGS. 6 a - b show the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention
- FIGS. 7 a - b show the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention.
- FIGS. 8 a - b show the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention
- a method and structure are provided for a substrate for use in electronic packages in which a liquid crystal polymer (LCP) is used to create a near hermetic package.
- LCP liquid crystal polymer
- the core member 10 includes two dielectric substrates 15 and 15 ′ that combine to cover the CIC (copper-invar-copper) layer 12 . It is also possible to use layer 12 as a pure or treated copper and associated alloys.
- the dielectric substrates 15 and 15 ′ have layers of metal coatings 20 and 25 on opposite faces thereof.
- Dielectric substrates 15 and 15 ′ can be any conventional dielectric, such as FR4 (a glass reinforced epoxy), polyimide, polytetrafluoroethylene or other suitable well-known dielectric.
- the metal coatings 20 and 25 preferably are copper; typically, the layers are either one-half ounce copper (17.5 ⁇ m thick), one ounce copper (35 ⁇ m thick) or two ounce copper (70 ⁇ m thick). However, other thicknesses of copper coatings can be used.
- the copper coating can be a laminated foil or it can be plated on.
- the board originally shown in FIG. 1 a is laminated to produce core member 10 .
- the copper layer 20 is preferably patterned to form circuit traces 21 and the copper layer 25 is patterned to form circuit traces 26 .
- Any conventional patterning process can be used, such as by using a photoresist, exposing, developing and etching the exposed areas and then stripping the photoresist.
- a layer in the form of liquid crystal polymer 30 and 30 ′ is applied over the circuit traces 21 and 26 , respectively.
- the metal coatings 35 and 40 applied to the LCP 30 , 30 ′ preferably are copper and, typically, layer 35 , 40 is one-half ounce copper (17.5 ⁇ m thick), one ounce copper (35 ⁇ m thick) or two ounce copper (70 ⁇ m thick).
- FIG. 1 e shows the stack-up of FIG. 1 d after lamination and etching.
- the LCP layers, 30 , 30 ′ are shown to have filled the void in metal layers 20 , 25 , respectively, indicated by numerals 31 and 31 ′.
- coatings 35 and 40 are patterned to form circuit traces 36 and 41 in the metal coating, respectively, allow for component placement on the outer surface 45 and 45 ′ in the present embodiment.
- This described arrangement of board layers allows improved hermeticity of the circuit board 11 without the use of auxiliary encapsulation methods (not shown) or external cabinets or enclosures to shield the board from contaminants.
- LCP layers 30 and 30 ′ can be laminated with copper layer 40 and 35 prior to a final lamination step, with the structure shown in FIG. 1 c .
- FIG. 1 c can be referred to as a sub-composite assembly.
- LCP layers 30 and 30 ′ with a copper layer 40 and 35 , and subsequently etch and circuitize the copper layer.
- a circuitized LCP layer can then be laminated with the sub-composite core member 10 described hereinabove.
- circuitized LCP layer larger than the sub-composite core member 10 as shown in the FIG. 1 c structure.
- the overhang of the LCP layer will remain as free-standing flexible layer.
- the LCP layer 30 and 30 ′ can be larger on one or more sides.
- the LCP layer 30 and 30 ′ can be larger in one or more directions than the underlying sub-composite.
- FIG. 2 there is shown another embodiment of the invention that uses vias 50 that are plated 51 with electrically conductive material such as copper. Screening, stenciling, flood coating, doctor blading, immersing or injecting fills these vias 50 with electrically conductive adhesives/paste (ECA) 52 .
- ECA electrically conductive adhesives/paste
- Various types of conductive material may be used.
- a preferred conductive polymer material is a conductive epoxy sold by National Starch and Chemical Company under the trademark “Ablebond 8175,” formerly sold by Ablestik Corporation. “Ablebond 8175” is a silver filled thermosetting epoxy. This embodiment substitutes the CIC layer 12 of FIG.
- vias 50 allows for the Z-interconnection of circuits from the lower surface 55 to the upper surface 55 ′, utilizing the vias 50 and traces 53 etched into the copper plating, thereby keeping the interconnect circuitry fully contained and hermetically sealed within the board itself.
- Sub-composites can be made with different dielectrics as required by the end use of the laminate.
- the top and bottom sub-composites 15 and 15 ′ of FIG. 1 c are made of LCP, and other sub-composites are made of a different dielectric.
- the top and bottom sub-composites can be made with a high and/or low temperature melting LCP, an example of such is Rogers LCP bond ply.
- any internal sub-composites if made with pure LCP, can be larger and extend outside of the perimeter of external layers.
- Joining multiple sub-composites as in FIG. 1 c can be accomplished by laminating the dielectric layers, or by using a conductive paste filled dielectric layer. It is also possible to use a paste filled multiple dielectric and/or metal layers for joining multiple sub-composites.
- FIGS. 3 a - c show and describe different embodiments of the current invention.
- FIG. 3 a shows electronic components 60 and 62 disposed upon a circuit board 66 with an LCP layer 64 having cutouts 63 and 65 used as a solder mask to prevent solder from bridging between conductors, thereby preventing short circuits.
- FIG. 3 b is similar to FIG. 3 a , wherein the LCP layer 64 contains carved out regions 68 and 69 where a portion of the LCP material has been removed to allow full encapsulation of the electronic components 60 and 62 disposed upon circuit board 66 after lamination.
- FIG. 3 c shows what a next step to FIG. 3 b may be, wherein the electronic components 60 and 62 encapsulated by LCP layer 64 have a copper layer 72 applied to the LCP layer 64 , and vias 70 stitched along the edge of the circuit board 66 for EMI shielding.
- An electrically conductive adhesives/paste is used for through hole fill applications to fabricate Z-axis interconnections in the structures.
- Conductive joints are formed during composite lamination using the ECA process, and Z-axis interconnections are achieved using joining cores, that is, cores with no signal planes, but incorporating a thermoplastic or uncured thermoset dielectric material for the purpose of dielectric to dielectric joining, and ECA-filled vias for the purpose of metal-to-metal joining with adjacent signal cores.
- joining cores that is, cores with no signal planes, but incorporating a thermoplastic or uncured thermoset dielectric material for the purpose of dielectric to dielectric joining, and ECA-filled vias for the purpose of metal-to-metal joining with adjacent signal cores.
- Approximately 5,000 to 200,000 through holes in the joining cores can be formed by laser or mechanical drilling and are filled with an optimized ECA.
- the adhesive-filled joining cores are then laminated with circuitized sub-composites to produce a composite structure.
- High temperature and pressure lamination is used to cure the adhesive in the composite structure and provide Z-interconnection among the circuitized sub-composites.
- the cores can be structured to contain a variety of arrangements of signal, voltage, and ground planes and in addition, the signal, voltage, and ground features can reside in the same plane.
- Integral to the methodology described in this process is the use of core building blocks that can be laminated in such a manner that electrical interconnection between adjacent cores is achieved.
- the z-interconnection methodology was used to fabricate a package and two basic building blocks are used in this case study example.
- the first building block is a 2S/1P core 80 as shown in FIG. 4 a .
- the power plane 82 a 35 ⁇ m thick copper foil, is sandwiched between two layers of a dielectric 84 , 84 ′.
- the dielectric is used because of its favorable electrical, mechanical, and thermal properties.
- the signal layers 86 and 86 ′ are comprised of copper features generated using a subtractive process.
- a line thickness of 35 ⁇ m is achieved with minimum dimensions for the line width and spacing of 75 ⁇ m each. Minimum land-to-line spacing was also 75 ⁇ m.
- Mechanically drilled through vias had a diameter of 200 ⁇ m. The diameter of plated pads around the through vias was 300 ⁇ m.
- signal layers 86 and 86 ′ of copper of the 2S/1P core 80 can be replaced by resistor foil. Resistor foil can be etched to get required sheet resistance.
- the second building block in this case study is a 0S/1P core 90 , as shown in FIG. 4 b , also known as a joining core.
- This core is constructed using a copper power plane 82 , 35 ⁇ m thick, sandwiched between layers of a dielectric material 94 , 94 ′. Through holes 92 in the core are filled with an electrically conductive adhesive 52 .
- Joining cores 90 were partially cured structure.
- a 7 metal layer structure 100 as shown in FIGS. 5 a - b with four signal layers can be made with three sub-composites comprising two 2S/1P cores 80 and one 0S/2P core 90 . In this structure, the top and bottom 2S/1P layers can be laminated with the 0S/1P layer.
- both the top and the bottom 2S/1P layers used will be of LCP. It is also possible for the top dielectric of the top 2S/1P layer and the bottom dielectric of the bottom 2S/1P layer to be LCP and rest of the structure can use different dielectric. Again, the top and bottom 2S/1P can be larger as shown in FIGS. 5 c - d than the joining core.
- an 11 metal layer structure 120 as shown in FIGS. 6 a - b with six signal layers can be made with five sub-composites comprising two 2S/1P cores 80 and a third 2S/1P core 80 ′ that uses a different dielectric 85 , 85 ′, such as Teflon based materials, and two 0S/2P cores 90 .
- both the top and the bottom 2S/1P cores 80 will be made with LCP.
- the top and bottom 2S/1P cores can be larger, as shown in FIGS. 7 a - b , than the joining cores 90 and middle 2S/1P core 80 ′.
- all 2S/1P core structures 80 are larger, as seen in FIGS. 8 a - b , than the joining cores 90 , only if all 2S/1P cores are made with LCP, as shown in FIG. 8 b .
- LCP in the 0S/1P core 90 .
- all 2S/1P cores are made with a high temperature melting LCP and all 0S/1P cores are made with a low temperature melting LCP.
- LCP can be used as an LCP composite. It can be an LCP based nanocomposite and/or microcomposite. LCP nanocomposites can contain nano particles, nano tubes, and/or nano layers.
Abstract
Description
- The present invention relates to manufacturing and preparation of circuit boards and, more specifically, to a structure wherein liquid crystal polymer (LCP) is utilized as a layer in a substrate and as a near hermetically sealing encapsulation layer.
- The needs of the semiconductor marketplace continue to drive density into semiconductor packages. The high end of this market appears to be standard Application-Specific Integrated Circuits (ASICs), structured ASICs, and Field-Programmable Gate Arrays (FPGAs). These devices continue to need increasing signal, power, and ground die pads. A corresponding decrease in pad pitch is required to maintain reasonable die sizes. The combination of these two needs is pushing complex semiconductor packaging designs.
- Traditionally, greater wiring densities are achieved by reducing the dimensions of vias, lines, and spaces, increasing the number of wiring layers, and utilizing blind and buried vias. However, each of these approaches possesses inherent limitations, for example those related to drilling and plating of high aspect ratio vias, reduced conductance of narrow circuit lines, and increased cost of fabrication related to additional wiring layers. One method of extending wiring density beyond the limits imposed by these approaches is a strategy that allows for metal-to-metal z-axis interconnection of sub-composites during lamination to form a composite structure.
- Conductive joints can be formed during lamination using an electrically conductive adhesive. As a result, one is able to fabricate structures with vertically terminated vias of arbitrary depth. Replacement of conventional plated through holes with vertically-terminated vias opens up additional wiring channels on layers above and below the terminated vias and eliminates via stubs which cause reflective signal loss. More and more substrate designs require signal paths that can handle frequencies on the order of multi-gigahertz.
- The challenges for organic substrates in meeting these electrical requirements include using high-speed, low-loss materials, manufacturing precise structures, and making a reliable finished product. In addition, many high-speed chip packages have mechanical and environmental requirements such as light weight and low moisture absorption. One material that meets all of these requirements is a liquid crystal polymer (LCP) dielectric that has a unique combination of features and performance. Due to its design flexibility, lighter weight and especially hermeticity, LCP-based Z-interconnect has potential to be a favorable alternative to low temperature co-fired ceramic (LTCC) substrates. In addition, the lower dielectric constant of LCPs can reduce crosstalk and noise coupling compared to LTCC substrates.
- Electronic substrates require hermetic or near hermetic seals to reduce loss and to protect circuits in harsh environments. Any water that is absorbed by substrates increases the signal loss in that substrate, especially at GHz frequencies. Also, any circuit in an environment with much water or dust or dirt, should be sealed from these outside debris in order to continue functioning.
- Currently, most hermetic seals are using machined metal enclosures. Using LCPs to seal a substrate results in orders of magnitude lighter weight and less expense than metal enclosures. In addition, LCP material can be part of the processing of the electronics, rather than an additional assembly step. This reduces the cost and complexity of assembly even further.
- U.S. Pat. No. 7,114,312, by Coppeta, et al granted Oct. 3, 2006 for LOW TEMPERATURE METHODS FOR HERMETICALLY SEALING RESERVOIR DEVICES discloses a method for hermetically sealing an opening in a reservoir of a containment device. The method comprises applying a polymeric material to an opening in a reservoir of a containment device, the reservoir comprising reservoir contents (such as a drug or a sensor) to be hermetically isolated within the reservoir, the applied polymeric material closing off the opening and forming a temporary seal; and adhering a hermetic sealing material onto the polymeric material to hermetically seal the opening. The reservoir can be a micro-reservoir. The containment device can comprise an array of two or more of reservoirs, and the method comprises hermetically sealing each of the two or more reservoirs.
- U.S. Pat. No. 6,982,480 by Shi granted Jan. 3, 2006 for NEAR HERMETIC PACKAGING OF GALLIUM ARSENIDE SEMICONDUCTOR DEVICES AND MANUFACTURING METHOD THEREFOR discloses a near-hermetic microwave semiconductor device suitable for wideband high frequency applications including Phased Array Antenna systems. A PWB is a substrate; a GaAs Monolithic Microwave Integrated Circuit (MMIC) is disposed on the substrate; a silicon carbide sealant is disposed on the MMIC; and a Backside Interconnect with solder attachment connects the substrate to the silicon carbide-coated MMIC. A conformal coating is disposed on the sealant, and a cover is disposed on the conformally-coated MMIC.
- According to the present invention, there is provided a method and structure of hermetically or near hermetically sealing a plurality of card structures. Optionally, a substrate for use in a printed circuit board has a liquid crystal polymer buildup layer.
- A first aspect of the invention is directed to adding a build-up layer on top and/or bottom of any substrate to improve hermeticity of the substrate.
- A second aspect of the invention is directed to adding a soldermask-like layer on top and/or bottom of a substrate to improve the hermeticity thereof.
- A third aspect of the invention is directed to adding a soldermask-like layer on top and/or bottom of an all-LCP substrate, creating a near-hermetic substrate.
- A fourth aspect of the invention is directed to adding a custom-carved LCP sheet on top and/or bottom of any substrate, creating a near-hermetic substrate.
- A fifth aspect of the invention is directed to adding a custom-carved LCP sheet on top and/or bottom of an all-LCP substrate, creating a hermetic substrate.
- A sixth aspect of the invention is directed to adding a custom-carved copper-clad LCP lid on top and/or bottom of any substrate, creating a near-hermetic, electromagnetic interference (EMI)-shielded substrate.
- A seventh aspect of the invention is directed to adding a custom-carved, copper-clad LCP lid on top and/or bottom of an all-LCP substrate, creating a hermetic, EMI-shielded substrate.
- An eighth aspect of the invention is directed to using an external LCP layer as a core that is produced with high temperature melting and/or low temperature melting LCP.
- A ninth aspect of the invention is directed to using an external LCP layer as core that is produced with embedded resistors.
- A tenth aspect of the invention is directed to using an external LCP layer that can be electrically conductive containing an adhesive filled core.
- An eleventh aspect of the invention is directed to an external LCP layer that can be a nanoparticle and/or a micro-particle filled core.
- A twelfth aspect of the invention is directed to an external LCP layer that can be simultaneously used for through hole and/or micro via filling.
- Another aspect of the invention is that the external LCP layer can be larger than the substrate to allow for a flexible panel edge.
- Liquid crystal polymer (LCP) materials have a number of electrical properties compatible with transmission of signals at multi-GHz frequencies, including low moisture absorption and low electrical loss. These properties make LCP a good material for encapsulating electronic substrates and greatly improving the substrates' hermeticity.
- This invention describes designs/structures and a manufacturing process of LCP external layers on a substrate where an external LCP material layer encapsulates and improves hermeticity of the electronic substrate or module. External LCP layers can be a part of a package or can be a protecting solder mask layer.
- In order to seal the substrate, LCP can have shapes cut in the material, or cavities made within the material; or drilled LCP can be used. In addition, for best shielding, a solid copper plane with vias stitched along the edge is designed into the substrate and LCP cap assembly.
- These and other features and advantages of this invention will be more readily understood from the following detailed description of the various aspects of the invention taken in conjunction with the accompanying drawings in which:
-
FIGS. 1 a-e show a sectional view illustrating the steps to form a core member according to one embodiment of the present invention; -
FIG. 2 shows the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention; -
FIGS. 3 a-c shows a perspective view of various embodiments of the present invention; -
FIGS. 4 a-b shows the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention -
FIGS. 5 a-d shows the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention -
FIGS. 6 a-b show the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention -
FIGS. 7 a-b show the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention; and -
FIGS. 8 a-b show the laminating structure of layer members to form a printed wiring board according to one embodiment of the invention - It is noted that the drawings of the invention are not to scale. The drawings are merely schematic representations, not intended to portray specific parameters of the invention. The drawings are intended to depict only typical embodiments of the invention, and therefore should not be considered as limiting the scope of the invention. In the drawings, like numbering represents like elements among the drawings. In other words, for the sake of clarity and brevity, like elements and components of each embodiment bear the same designations throughout the description.
- In the invention, a method and structure are provided for a substrate for use in electronic packages in which a liquid crystal polymer (LCP) is used to create a near hermetic package.
- Referring now to the drawings and, for the present, to
FIGS. 1 a-e, the successive steps are shown in forming acore member 10 for use in forming a printed wiring board according to one embodiment of the invention. As can be seen inFIG. 1 a, thecore member 10 includes twodielectric substrates layer 12. It is also possible to uselayer 12 as a pure or treated copper and associated alloys. Thedielectric substrates metal coatings Dielectric substrates FIGS. 1 a-e, themetal coatings - As shown in
FIG. 1 b, the board originally shown inFIG. 1 a is laminated to producecore member 10. - As shown in
FIG. 1 c, thecopper layer 20 is preferably patterned to form circuit traces 21 and thecopper layer 25 is patterned to form circuit traces 26. Any conventional patterning process can be used, such as by using a photoresist, exposing, developing and etching the exposed areas and then stripping the photoresist. - As shown in
FIG. 1 d, a layer in the form ofliquid crystal polymer metal coatings LCP layer -
FIG. 1 e shows the stack-up ofFIG. 1 d after lamination and etching. The LCP layers, 30, 30′, are shown to have filled the void inmetal layers numerals coatings outer surface - Alternatively, LCP layers 30 and 30′ can be laminated with
copper layer FIG. 1 c. In so doing,FIG. 1 c can be referred to as a sub-composite assembly. It is also possible to laminate LCP layers 30 and 30′ with acopper layer sub-composite core member 10 described hereinabove. - An additional alternative is to have the circuitized LCP layer larger than the
sub-composite core member 10 as shown in theFIG. 1 c structure. The overhang of the LCP layer will remain as free-standing flexible layer. For example, if the sub-composite is square or a rectangle, theLCP layer LCP layer - Now referring to
FIG. 2 there is shown another embodiment of the invention that uses vias 50 that are plated 51 with electrically conductive material such as copper. Screening, stenciling, flood coating, doctor blading, immersing or injecting fills thesevias 50 with electrically conductive adhesives/paste (ECA) 52. Various types of conductive material may be used. A preferred conductive polymer material is a conductive epoxy sold by National Starch and Chemical Company under the trademark “Ablebond 8175,” formerly sold by Ablestik Corporation. “Ablebond 8175” is a silver filled thermosetting epoxy. This embodiment substitutes theCIC layer 12 ofFIG. 1 a with other film type adhesive dielectric layers, including materials such as Rogers 2800 silica filledpolytetrafluoroethylene 54. The use ofvias 50 allows for the Z-interconnection of circuits from thelower surface 55 to theupper surface 55′, utilizing thevias 50 and traces 53 etched into the copper plating, thereby keeping the interconnect circuitry fully contained and hermetically sealed within the board itself. - It is also possible to bond multiple sub-composites (
FIG. 1 c) with an LCP layer. Sub-composites can be made with different dielectrics as required by the end use of the laminate. In one embodiment, the top and bottom sub-composites 15 and 15′ ofFIG. 1 c are made of LCP, and other sub-composites are made of a different dielectric. For example, the top and bottom sub-composites can be made with a high and/or low temperature melting LCP, an example of such is Rogers LCP bond ply. For high temperature melting LCP sub-composites and/or a mixture of high and low temperature melting LCP substrates, it is necessary that another layer of low temperature melting LCP layer be placed on the high temperature LCP side of sub-composites to allow proper bonding with other sub-composites. An external low temperature melt LCP surface does not require an additional LCP layer to bond with other non-LCP sub-composites. - Another option is to use larger top and/or bottom LCP sub-composites than the internal sub-composites. Conversely, any internal sub-composites, if made with pure LCP, can be larger and extend outside of the perimeter of external layers.
- Joining multiple sub-composites as in
FIG. 1 c can be accomplished by laminating the dielectric layers, or by using a conductive paste filled dielectric layer. It is also possible to use a paste filled multiple dielectric and/or metal layers for joining multiple sub-composites. -
FIGS. 3 a-c show and describe different embodiments of the current invention.FIG. 3 a showselectronic components LCP layer 64 having cutouts 63 and 65 used as a solder mask to prevent solder from bridging between conductors, thereby preventing short circuits. -
FIG. 3 b is similar toFIG. 3 a, wherein theLCP layer 64 contains carved outregions electronic components FIG. 3 c shows what a next step toFIG. 3 b may be, wherein theelectronic components LCP layer 64 have a copper layer 72 applied to theLCP layer 64, and vias 70 stitched along the edge of the circuit board 66 for EMI shielding. - An electrically conductive adhesives/paste (ECA) is used for through hole fill applications to fabricate Z-axis interconnections in the structures. Conductive joints are formed during composite lamination using the ECA process, and Z-axis interconnections are achieved using joining cores, that is, cores with no signal planes, but incorporating a thermoplastic or uncured thermoset dielectric material for the purpose of dielectric to dielectric joining, and ECA-filled vias for the purpose of metal-to-metal joining with adjacent signal cores. Approximately 5,000 to 200,000 through holes in the joining cores can be formed by laser or mechanical drilling and are filled with an optimized ECA. The adhesive-filled joining cores are then laminated with circuitized sub-composites to produce a composite structure. High temperature and pressure lamination is used to cure the adhesive in the composite structure and provide Z-interconnection among the circuitized sub-composites. The cores can be structured to contain a variety of arrangements of signal, voltage, and ground planes and in addition, the signal, voltage, and ground features can reside in the same plane.
- Integral to the methodology described in this process is the use of core building blocks that can be laminated in such a manner that electrical interconnection between adjacent cores is achieved. As an example, the z-interconnection methodology was used to fabricate a package and two basic building blocks are used in this case study example. The first building block is a 2S/
1P core 80 as shown inFIG. 4 a. Thepower plane 82, a 35 μm thick copper foil, is sandwiched between two layers of a dielectric 84, 84′. The dielectric is used because of its favorable electrical, mechanical, and thermal properties. The signal layers 86 and 86′ are comprised of copper features generated using a subtractive process. In one example, a line thickness of 35 μm is achieved with minimum dimensions for the line width and spacing of 75 μm each. Minimum land-to-line spacing was also 75 μm. Mechanically drilled through vias had a diameter of 200 μm. The diameter of plated pads around the through vias was 300 μm. In one embodiment, signal layers 86 and 86′ of copper of the 2S/1P core 80 can be replaced by resistor foil. Resistor foil can be etched to get required sheet resistance. - The second building block in this case study is a 0S/
1P core 90, as shown inFIG. 4 b, also known as a joining core. This core is constructed using acopper power plane dielectric material holes 92 in the core are filled with an electricallyconductive adhesive 52. Joiningcores 90 were partially cured structure. A 7metal layer structure 100 as shown inFIGS. 5 a-b, with four signal layers can be made with three sub-composites comprising two 2S/1P cores 80 and one 0S/2P core 90. In this structure, the top and bottom 2S/1P layers can be laminated with the 0S/1P layer. In this case, both the top and the bottom 2S/1P layers used will be of LCP. It is also possible for the top dielectric of the top 2S/1P layer and the bottom dielectric of the bottom 2S/1P layer to be LCP and rest of the structure can use different dielectric. Again, the top and bottom 2S/1P can be larger as shown inFIGS. 5 c-d than the joining core. - In another example, an 11
metal layer structure 120 as shown inFIGS. 6 a-b, with six signal layers can be made with five sub-composites comprising two 2S/1P cores 80 and a third 2S/1P core 80′ that uses adifferent dielectric 2P cores 90. In this example, both the top and the bottom 2S/1P cores 80 will be made with LCP. - The top and bottom 2S/1P cores can be larger, as shown in
FIGS. 7 a-b, than the joiningcores 90 and middle 2S/1P core 80′. In another example, all 2S/1P core structures 80 are larger, as seen inFIGS. 8 a-b, than the joiningcores 90, only if all 2S/1P cores are made with LCP, as shown inFIG. 8 b. It is also possible to use LCP in the 0S/1P core 90. In one example, all 2S/1P cores are made with a high temperature melting LCP and all 0S/1P cores are made with a low temperature melting LCP. - Although all structures using Z-interconnects utilize electrically conductive adhesives, it also possible to use plated through hole (PTH) and/or a micro via and/or a buried via for electrical connections. All electrical connections, including Z-interconnect, PTH, micro via, and/or buried vias can be used in the above structures.
- In another embodiment, LCP can be used as an LCP composite. It can be an LCP based nanocomposite and/or microcomposite. LCP nanocomposites can contain nano particles, nano tubes, and/or nano layers.
- Since other modifications and changes to the liquid crystal polymer buildup layer and hermeticity effected as such will be apparent to those skilled in the art, the invention is not considered limited to the description above for purposes of disclosure, and covers all changes and modifications which do not constitute departures from the true spirit and scope of this invention.
- Having thus described the invention, what is desired to be protected by Letters Patent is presented in the subsequently appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/884,392 US8143530B1 (en) | 2010-09-17 | 2010-09-17 | Liquid crystal polymer layer for encapsulation and improved hermiticity of circuitized substrates |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/884,392 US8143530B1 (en) | 2010-09-17 | 2010-09-17 | Liquid crystal polymer layer for encapsulation and improved hermiticity of circuitized substrates |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120069288A1 true US20120069288A1 (en) | 2012-03-22 |
US8143530B1 US8143530B1 (en) | 2012-03-27 |
Family
ID=45817464
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/884,392 Expired - Fee Related US8143530B1 (en) | 2010-09-17 | 2010-09-17 | Liquid crystal polymer layer for encapsulation and improved hermiticity of circuitized substrates |
Country Status (1)
Country | Link |
---|---|
US (1) | US8143530B1 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8912641B1 (en) | 2013-09-09 | 2014-12-16 | Harris Corporation | Low profile electronic package and associated methods |
CN104465542A (en) * | 2013-09-12 | 2015-03-25 | 台湾积体电路制造股份有限公司 | Laminated packaging structure having moulding through holes |
US9443789B2 (en) | 2013-09-11 | 2016-09-13 | Harris Corporation | Embedded electronic packaging and associated methods |
EP3121006A4 (en) * | 2014-03-21 | 2018-07-11 | LG Display Co., Ltd. | Encapsulating laminated body, organic light-emitting device and production methods for said body and device |
TWI696024B (en) * | 2019-03-21 | 2020-06-11 | 亞洲電材股份有限公司 | Flexible resin coated copper foil substrate and methods thereof |
EP3764756A1 (en) * | 2019-07-11 | 2021-01-13 | Thales | Moisture resistant electronic component and method for producing the same |
CN112349698A (en) * | 2020-09-28 | 2021-02-09 | 中国电子科技集团公司第二十九研究所 | LCP packaging substrate, manufacturing method and multi-chip system-in-package structure |
CN112349694A (en) * | 2020-09-28 | 2021-02-09 | 中国电子科技集团公司第二十九研究所 | LCP packaging substrate, manufacturing method and multi-chip system-in-package structure |
CN112533364A (en) * | 2019-09-17 | 2021-03-19 | 日本梅克特隆株式会社 | Substrate for flexible printed wiring board and method for manufacturing the same |
US11549035B2 (en) | 2020-12-16 | 2023-01-10 | Saint-Gobain Performance Plastics Corporation | Dielectric substrate and method of forming the same |
US11596064B2 (en) | 2020-07-28 | 2023-02-28 | Saint-Gobain Performance Plastics Corporation | Dielectric substrate and method of forming the same |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8217272B2 (en) * | 2009-12-18 | 2012-07-10 | Intel Corporation | Apparatus and method for embedding components in small-form-factor, system-on-packages |
US9225379B2 (en) | 2009-12-18 | 2015-12-29 | Intel Corporation | Apparatus and method for embedding components in small-form-factor, system-on-packages |
US9955568B2 (en) | 2014-01-24 | 2018-04-24 | Dell Products, Lp | Structure to dampen barrel resonance of unused portion of printed circuit board via |
US9899330B2 (en) * | 2014-10-03 | 2018-02-20 | Mc10, Inc. | Flexible electronic circuits with embedded integrated circuit die |
FR3035739B1 (en) * | 2015-04-30 | 2018-03-09 | Thales | ELECTRONIC COMPONENT, IN PARTICULAR HYPERFREQUENCY, RESISTANT TO MOISTURE, AND METHOD OF PACKAGING SUCH COMPONENT |
CN110531546B (en) * | 2019-07-26 | 2021-11-26 | 深圳市唯酷光电有限公司 | Cutting method of liquid crystal handwriting film and liquid crystal handwriting film |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6602583B2 (en) * | 2000-12-14 | 2003-08-05 | World Properties, Inc. | Liquid crystalline polymer bond plies and circuits formed therefrom |
US6703114B1 (en) * | 2002-10-17 | 2004-03-09 | Arlon | Laminate structures, methods for production thereof and uses therefor |
US20050099783A1 (en) * | 2001-03-28 | 2005-05-12 | International Business Machines Corporation | Hyperbga buildup laminate |
US20050100719A1 (en) * | 2003-11-12 | 2005-05-12 | Kuppsuamy Kanakarajan | Multilayer substrates having at least two dissimilar polyimide layers, useful for electronics-type applications, and compositions relating thereto |
US7018705B2 (en) * | 2003-05-20 | 2006-03-28 | Matsushita Electric Industrial Co., Ltd. | Multilayer circuit board and method for manufacturing the same |
US20090008141A1 (en) * | 2001-12-25 | 2009-01-08 | Hidehiro Nakamura | Connection board, and multi-layer wiring board, substrate for semiconductor package and semiconductor package using connection board, and manufacturing method thereof |
US7790268B2 (en) * | 2007-04-11 | 2010-09-07 | World Properties, Inc. | Circuit materials, multilayer circuits, and methods of manufacture thereof |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005010240A2 (en) | 2003-07-17 | 2005-02-03 | Microchips, Inc. | Low temperature methods for hermetically sealing reservoir devices |
US6982480B2 (en) | 2003-07-31 | 2006-01-03 | The Boeing Company | Near hermetic packaging of gallium arsenide semiconductor devices and manufacturing method therefor |
-
2010
- 2010-09-17 US US12/884,392 patent/US8143530B1/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6602583B2 (en) * | 2000-12-14 | 2003-08-05 | World Properties, Inc. | Liquid crystalline polymer bond plies and circuits formed therefrom |
US20050099783A1 (en) * | 2001-03-28 | 2005-05-12 | International Business Machines Corporation | Hyperbga buildup laminate |
US20090008141A1 (en) * | 2001-12-25 | 2009-01-08 | Hidehiro Nakamura | Connection board, and multi-layer wiring board, substrate for semiconductor package and semiconductor package using connection board, and manufacturing method thereof |
US6703114B1 (en) * | 2002-10-17 | 2004-03-09 | Arlon | Laminate structures, methods for production thereof and uses therefor |
US7018705B2 (en) * | 2003-05-20 | 2006-03-28 | Matsushita Electric Industrial Co., Ltd. | Multilayer circuit board and method for manufacturing the same |
US20050100719A1 (en) * | 2003-11-12 | 2005-05-12 | Kuppsuamy Kanakarajan | Multilayer substrates having at least two dissimilar polyimide layers, useful for electronics-type applications, and compositions relating thereto |
US7790268B2 (en) * | 2007-04-11 | 2010-09-07 | World Properties, Inc. | Circuit materials, multilayer circuits, and methods of manufacture thereof |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8912641B1 (en) | 2013-09-09 | 2014-12-16 | Harris Corporation | Low profile electronic package and associated methods |
US9443789B2 (en) | 2013-09-11 | 2016-09-13 | Harris Corporation | Embedded electronic packaging and associated methods |
US9892984B2 (en) | 2013-09-11 | 2018-02-13 | Harris Corporation | Embedded electronic packaging and associated methods |
CN104465542A (en) * | 2013-09-12 | 2015-03-25 | 台湾积体电路制造股份有限公司 | Laminated packaging structure having moulding through holes |
EP3121006A4 (en) * | 2014-03-21 | 2018-07-11 | LG Display Co., Ltd. | Encapsulating laminated body, organic light-emitting device and production methods for said body and device |
US10177341B2 (en) | 2014-03-21 | 2019-01-08 | Lg Display Co., Ltd. | Encapsulating laminated body, organic light-emitting device and production methods for said body and device |
TWI696024B (en) * | 2019-03-21 | 2020-06-11 | 亞洲電材股份有限公司 | Flexible resin coated copper foil substrate and methods thereof |
FR3098646A1 (en) * | 2019-07-11 | 2021-01-15 | Thales | ELECTRONIC COMPONENT RESISTANT TO HUMIDITY AND METHOD FOR MAKING SUCH A COMPONENT |
EP3764756A1 (en) * | 2019-07-11 | 2021-01-13 | Thales | Moisture resistant electronic component and method for producing the same |
US11545448B2 (en) | 2019-07-11 | 2023-01-03 | Thales | Moisture-resistant electronic component and process for producing such a component |
CN112533364A (en) * | 2019-09-17 | 2021-03-19 | 日本梅克特隆株式会社 | Substrate for flexible printed wiring board and method for manufacturing the same |
US11596064B2 (en) | 2020-07-28 | 2023-02-28 | Saint-Gobain Performance Plastics Corporation | Dielectric substrate and method of forming the same |
US11805600B2 (en) | 2020-07-28 | 2023-10-31 | Saint-Gobain Performance Plastics Corporation | Dielectric substrate and method of forming the same |
CN112349698A (en) * | 2020-09-28 | 2021-02-09 | 中国电子科技集团公司第二十九研究所 | LCP packaging substrate, manufacturing method and multi-chip system-in-package structure |
CN112349694A (en) * | 2020-09-28 | 2021-02-09 | 中国电子科技集团公司第二十九研究所 | LCP packaging substrate, manufacturing method and multi-chip system-in-package structure |
US11549035B2 (en) | 2020-12-16 | 2023-01-10 | Saint-Gobain Performance Plastics Corporation | Dielectric substrate and method of forming the same |
Also Published As
Publication number | Publication date |
---|---|
US8143530B1 (en) | 2012-03-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8143530B1 (en) | Liquid crystal polymer layer for encapsulation and improved hermiticity of circuitized substrates | |
US8345433B2 (en) | Heterogeneous organic laminate stack ups for high frequency applications | |
KR102295990B1 (en) | Embedded semiconductor device package and method of manufacturing thereof | |
RU2327311C2 (en) | Method of integration of components to plate-base | |
FI115285B (en) | Method of immersing a component in a base material and forming a contact | |
US5689091A (en) | Multi-layer substrate structure | |
US6353189B1 (en) | Wiring board, wiring board fabrication method, and semiconductor package | |
JP4339739B2 (en) | Multi-layer board with built-in components | |
US6449168B1 (en) | Circuit board and a method for manufacturing the same | |
US20170148713A1 (en) | Connection member, semiconductor device, and stacked structure | |
US20050122698A1 (en) | Module board having embedded chips and components and method of forming the same | |
WO2012023332A1 (en) | Electronic part and method of manufacturing same | |
US20040001324A1 (en) | Module board having embedded chips and components and method of forming the same | |
KR100825451B1 (en) | Semiconductor package and method for producing the same | |
WO2007060784A1 (en) | Circuit module and method for fabricating the same | |
JPH0828441B2 (en) | Low temperature co-fired ceramic package for microwave and millimeter wave gallium arsenide integrated circuits | |
JPH03211757A (en) | Hermetically sealed object | |
CN104428892A (en) | Methods and apparatus for a substrate core layer | |
JPH11312868A (en) | Multilayer wiring board with built-in element and its manufacture | |
US20120112345A1 (en) | High bandwidth semiconductor ball grid array package | |
WO2011030542A2 (en) | Electronic part module and method for producing same | |
EP0272046A2 (en) | Circuit arrangement including a composite ceramic substrate | |
US20120247822A1 (en) | Coreless layer laminated chip carrier having system in package structure | |
US6221694B1 (en) | Method of making a circuitized substrate with an aperture | |
JP2001237586A (en) | Circuit board, module incorporating circuit part, and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ENDICOTT INTERCONNECT TECHNOLOGIES, INC., NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DAS, RABINDRA N.;ROWLANDS, MICHAEL;SIGNING DATES FROM 20101025 TO 20101105;REEL/FRAME:025390/0652 |
|
AS | Assignment |
Owner name: PNC BANK, NATIONAL ASSOCIATION, PENNSYLVANIA Free format text: SECURITY AGREEMENT;ASSIGNORS:ENDICOTT INTERCONNECT TECHNOLOGIES, INC.;EI TRANSPORTATION COMPANY LLC;ENDICOTT MEDTECH, INC.;REEL/FRAME:028230/0798 Effective date: 20120210 |
|
AS | Assignment |
Owner name: INTEGRIAN HOLDINGS, LLC, NEW YORK Free format text: ASSIGNMENT OF SECURITY AGREEMENT;ASSIGNOR:PNC BANK, NATIONAL ASSOCIATION;REEL/FRAME:029938/0823 Effective date: 20130306 |
|
AS | Assignment |
Owner name: M&T BANK, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:ENDICOTT INTERCONNECT TECHNOLOGIES, INC.;EI TRANSPORTATION COMPANY LLC;ENDICOTT MEDTECH, INC.;AND OTHERS;REEL/FRAME:030359/0057 Effective date: 20130313 |
|
AS | Assignment |
Owner name: MAINES, DAVID, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:ENDICOTT INTERCONNECT TECHNOLOGIES, INC.;REEL/FRAME:030599/0918 Effective date: 20130612 Owner name: MAINES, WILLIAM, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:ENDICOTT INTERCONNECT TECHNOLOGIES, INC.;REEL/FRAME:030599/0918 Effective date: 20130612 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Free format text: PAT HOLDER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: LTOS); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
AS | Assignment |
Owner name: ENDICOTT INTERCONNECT TECHNOLOGIES, INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNORS:MAINES, WILLIAM;MAINES, DAVID;REEL/FRAME:035098/0968 Effective date: 20150130 |
|
AS | Assignment |
Owner name: I3 ELECTRONICS, INC., NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ENDICOTT INTERCONNECT TECHNOLOGIES, INC.;REEL/FRAME:035442/0569 Effective date: 20150415 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20160327 |