US20120294338A1 - Phase-arrayed transceiver - Google Patents
Phase-arrayed transceiver Download PDFInfo
- Publication number
- US20120294338A1 US20120294338A1 US13/301,811 US201113301811A US2012294338A1 US 20120294338 A1 US20120294338 A1 US 20120294338A1 US 201113301811 A US201113301811 A US 201113301811A US 2012294338 A1 US2012294338 A1 US 2012294338A1
- Authority
- US
- United States
- Prior art keywords
- phase shifter
- phase
- switching device
- mixer
- transceiving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q3/00—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system
- H01Q3/26—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture
- H01Q3/30—Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/40—Circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/0006—Particular feeding systems
- H01Q21/0025—Modular arrays
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/40—Circuits
- H04B1/44—Transmit/receive switching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/294—Indexing scheme relating to amplifiers the amplifier being a low noise amplifier [LNA]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
Definitions
- the present invention is related to a phase-arrayed transceiver, and more particularly to a low cost phase-arrayed transceiver.
- Phase-arrayed transceivers are widely used in wireless communication systems.
- Phase-arrayed transceivers comprise a plurality of phase-arrayed channels, wherein a typical phase-arrayed channel comprises a transmitter and a receiver.
- a typical phase-arrayed channel comprises a transmitter and a receiver.
- the transmitter and the receiver of a phase-arrayed transceiver are completely separate from each other for ease of design and implementation, which means that the transmitter and the receiver in a phase-arrayed transceiver are coupled to different respective antennas and different phase shifters.
- the conventional architecture of the phase-arrayed transceivers therefore requires numerous phase shifters and large-area distribution networks, which consequently increases the manufacture cost. Accordingly, how to reduce the chip size of the phase-arrayed transceivers is an urgent problem in this field.
- One objective of the presented embodiment is to provide a phase-arrayed transceiver.
- a phase-arrayed transceiver comprises a plurality of antennas, a plurality of transceiving elements, a signal processing block, and a first distributed network.
- the plurality of transceiving elements is respectively coupled to the plurality of antennas; at least one of the transceiving elements comprises a first transmitting circuit and a first receiving circuit.
- the first distributed network is coupled between the signal processing block and the transceiving elements, wherein the transceiving elements, the signal processing block, and the first distributed network are configured as a single chip.
- a first path from the antenna through the first receiving circuit to the signal processing block and a second path from the signal processing block through the first transmitting circuit to the antenna at least partially share signal traces of the phased-array transceiver.
- a transceiving element of a phased-array transceiver comprises a transmitting circuit and a receiving circuit.
- the transmitting circuit is disposed on a transmitting signal path.
- the receiving circuit is disposed on a receiving signal path, wherein the transmitting signal path and the receiving signal path share at least a partial signal trace; and the transmitting circuit and the receiving circuit are disposed in a single chip.
- FIG. 1 is a diagram illustrating a phased-array transceiver according to a first embodiment of the present invention.
- FIG. 2 is a diagram illustrating a transceiving element of the phased-array transceiver according to a second embodiment of the present invention.
- FIG. 3 is a diagram illustrating a transceiving element of the phased-array transceiver according to a third embodiment of the present invention.
- FIG. 4 is a diagram illustrating a phased-array transceiver according to a fourth embodiment of the present invention.
- FIG. 5 is a diagram illustrating a transceiving element of the phased-array transceiver according to a fifth embodiment of the present invention.
- FIG. 6 is a diagram illustrating a phased-array transceiver according to a sixth embodiment of the present invention.
- FIG. 7 is a diagram illustrating a transceiving element of the phased-array transceiver according to a seventh embodiment of the present invention.
- FIG. 1 is a diagram illustrating a phased-array transceiver 100 according to an embodiment of the present invention.
- the phased-array transceiver 100 is a 16-channel phased-array transceiver, but this is not a limitation of the present invention.
- the phased-array transceiver 100 comprises a plurality of antennas 102 a - 102 p , a plurality of transceiving elements 104 a - 104 p , a first distributed network 106 , and a signal processing block 108 .
- the plurality of transceiving elements 104 a - 104 p is respectively coupled to the plurality antennas 102 a - 102 p .
- Each of the transceiving elements 104 a - 104 p comprises a transmitting circuit and a receiving circuit, wherein the transmitting circuit (e.g. the transmitting circuit of the transceiving element 104 a ) is utilized to transmit a signal having a relative phase to one antenna (e.g. the antenna 102 a ), wherein the signal having the relative phase is generated by the signal processing block 108 ; and the receiving circuit (e.g. the receiving circuit of the transceiving element 104 a ) is utilized to receive a signal having a relative phase from the corresponding antenna (e.g. the antenna 102 a ).
- the transmitting circuit e.g. the transmitting circuit of the transceiving element 104 a
- the receiving circuit e.g. the receiving circuit of the transceiving element 104 a
- the first distributed network 106 is coupled between the signal processing block 108 and the transceiving elements 104 a - 104 p .
- the transceiving elements 104 a - 104 p , the signal processing block 108 , and the first distributed network 106 are configured as a single chip. According to the embodiment, a path from one antenna through the corresponding receiving circuit to the signal processing block 108 and a path from the signal processing block 108 through the corresponding transmitting circuit to the antenna share at least partial signal traces of the phased-array transceiver 100 .
- a first path from the antenna 102 a through the receiving circuit of the transceiving element 104 a to the signal processing block 108 and a second path from the signal processing block 108 through the transmitting circuit of the transceiving element 104 a to the antenna 102 a share at least partial signal traces (e.g. the signal trace labeled as 1062 a in FIG. 1 ) of the phased-array transceiver 100 .
- the first distributed network 106 comprises 21 conducting paths 1062 a - 1062 u and five couplers 106 a - 106 e , wherein the conducting paths 1062 a - 1062 p are respectively coupled to the transceiving elements 104 a - 104 p as shown in FIG. 1 .
- the coupler 106 a is utilized for transferring the signals between the conducting paths 1062 a - 1062 p and the conducting path 1062 g .
- the first coupler 106 a is utilized for combining the signals from the transceiving elements 104 a - 104 d and outputting the combined signal to the conducting path 1062 g , or transmitting the signal from the conducting path 1062 g to the transceiving elements 104 a - 104 d .
- the coupler 106 b is utilized for transferring the signals between the conducting paths 1062 e - 1062 h and the conducting path 1062 r .
- the coupler 106 c is utilized for transferring the signals between the conducting paths 1062 i - 1062 l and the conducting path 1062 s .
- the coupler 106 d is utilized for transferring the signals between the conducting paths 1062 m - 1062 p and the conducting path 1062 t .
- the coupler 106 e is utilized for transferring the signals between the conducting paths 1062 q - 1062 t and the conducting path 1062 u.
- the conducting path 1062 u is the shared signal trace between the couplers 106 a - 106 d and the signal processing block 108 .
- the conducting path 1062 q is the shared signal trace between the conducting paths 1062 a - 1062 d and the coupler 106 d .
- the conducting path 1062 r is the shared signal trace between the conducting paths 1062 e - 1062 h and the coupler 106 d .
- the conducting path 1062 s is the shared signal trace between the conducting paths 1062 i - 1062 l and the coupler 106 d .
- the conducting path 1062 t is the shared signal trace between the conducting paths 1062 m - 1062 p and the coupler 106 d .
- the conducting path 1062 a is the shared signal trace between the transmitting circuit and the receiving circuit of the transceiving element 104 a and the coupler 106 a .
- the conducting path 1062 b is the shared signal trace between the transmitting circuit and the receiving circuit of the transceiving element 104 b and the coupler 106 a .
- the conducting path 1062 p is the shared signal trace between the transmitting circuit and the receiving circuit of the transceiving element 1044 and the coupler 104 d.
- the signal processing block 108 may be a baseband processing circuit or a mixer.
- FIG. 2 is a diagram illustrating a transceiving element 200 of a phased-array transceiver according to an embodiment of the present invention.
- the transceiving element 200 may be the embodiment of one transceiving element in the plurality of transceiving elements 104 a - 104 p .
- the transceiving element 200 comprises a first switching device 202 , a transmitting circuit 204 , a receiving circuit 206 , a second switching device 208 , and a phase shifter 210 .
- the first switching device 202 is arranged to selectively couple one of the transmitting circuit 204 and the receiving circuit 206 to the corresponding antenna.
- the corresponding antenna is labeled as 212 for brevity.
- the transmitting circuit 204 comprises a power amplifier 204 a , which is arranged to amplify an output of the phase shifter 210 .
- the receiving circuit 206 comprises a low-noise amplifier 206 a , which is arranged to generate an output to the phase shifter 210 .
- the second switching device 208 is arranged to selectively couple one of the power amplifier 204 a and the low-noise amplifier 206 a to the phase shifter 210 .
- transceiving elements 200 b - 200 d having a similar configuration to the transceiving element 200 , a coupler 200 e , and a signal processing block 200 f , respectively, are also shown in FIG. 2 for illustrative purposes.
- the coupler 200 e has five connection ports Na, Nb, Nc, Nd, and Ne, where the transceiving elements 200 a - 200 d are coupled to the connection ports Na, Nb, Nc, Nd respectively, and the connection port Ne is coupled to the conducting path 214 .
- the coupler 200 e is arranged to receive signals from the connection port Ne and transmit signals to the connection ports Na, Nb, Nc, Nd, or receive signals from the connection ports Na, Nb, Nc, Nd and transmit signals to the connection port Ne.
- the antenna 212 is the shared antenna of the transmitting circuit 204 and the receiving circuit 206
- the phase shifter 210 is the shared phase shifter of the transmitting circuit 204 and the receiving circuit 206 .
- the conducting path 214 is the shared signal trace from the phase shifter 210 to the signal processing block 200 f and from the signal processing block 200 f to the phase shifter 210 .
- the above-mentioned coupler may be a 4-to-1 combiner.
- the first switching device 202 is controlled to connect the output terminal of the power amplifier 204 a to the antenna 212 and disconnect the input terminal of the low-noise amplifier 206 a from the antenna 212
- the second switching device 208 is controlled to connect the input terminal of the power amplifier 204 a to the output terminal of the phase shifter 210 and disconnect the output terminal of the low-noise amplifier 206 a from the input terminal of the phase shifter 210 .
- the pre-transmitted signal generated by the signal processing block 200 f can be transferred to the antenna 212 via the conducting path 214 (which includes the coupler 200 e ), the phase shifter 210 , the second switching device 208 , the power amplifier 204 a , and the first switching device 202 .
- the first switching device 202 is controlled to connect the input terminal of the low-noise amplifier 206 a to the antenna 212 and disconnect the output terminal of the power amplifier 204 a from the antenna 212
- the second switching device 208 is controlled to connect the output terminal of the low-noise amplifier 206 a to the input terminal of the phase shifter 210 and disconnect the input terminal of the power amplifier 204 a from the output terminal of the phase shifter 210 .
- the wireless signal received from the antenna 212 can be transferred to the signal processing block 200 f , the first switching device 202 , the low-noise amplifier 206 a , the second switching device 208 , the phase shifter 210 , and the conducting path 214 (which includes the coupler 200 e ), in which the antenna 212 , the phase shifter 210 , and the conducting path 214 are shared elements.
- FIG. 3 is a diagram illustrating a transceiving element 300 of a phased-array transceiver according to an embodiment of the present invention.
- the transceiving element 300 may be the embodiment of one transceiving element in the plurality of transceiving elements 104 a - 104 p .
- the transceiving element 300 comprises a first switching device 302 , a transmitting circuit 304 , a receiving circuit 306 , and a second switching device 308 .
- the first switching device 302 is arranged to selectively couple one of the transmitting circuit 304 and the receiving circuit 306 to the corresponding antenna.
- the corresponding antenna is labeled as 310 for brevity.
- the transmitting circuit 304 comprises a power amplifier 304 a and a first phase shifter 304 b .
- the power amplifier 304 a is arranged to amplify an output of the first phase shifter 304 b .
- the receiving circuit 306 comprises a low-noise amplifier 306 a and a second phase shifter 306 b .
- the low-noise amplifier 306 a is arranged to generate an output to the second phase shifter 306 b .
- the second switching device 308 is arranged to selectively couple one of the transmitting circuit 304 and the receiving circuit 306 to a connection port N 1 of the distributed network.
- transceiving elements 300 b - 300 d having the similar configuration to the transceiving element 300 , a coupler 300 e , and a signal processing block 300 f , respectively, are also shown in FIG. 3 for illustrative purposes.
- the antenna 310 is the shared antenna of the transmitting circuit 304 and the receiving circuit 306 .
- the conducting path 312 is the shared signal trace from the transmitting circuit 304 to the signal processing block 300 f and from the signal processing block 300 f to the receiving circuit 306 .
- the first switching device 302 is controlled to connect the output terminal of the power amplifier 304 a to the antenna 310 and disconnect the input terminal of the low-noise amplifier 306 a from the antenna 310
- the second switching device 308 is controlled to connect the input terminal of the first phase shifter 304 b to the connection port N 1 of the distributed network and disconnect the output terminal of the second phase shifter 306 b from the connection port N 1 .
- the pre-transmitted signal generated by the signal processing block 300 f can be transferred to the antenna 310 via the conducting path 312 (which includes the coupler 300 e ), the second switching device 308 , the first phase shifter 304 b , the power amplifier 304 a , and the first switching device 302 .
- the first switching device 302 is controlled to connect the input terminal of the low-noise amplifier 306 a to the antenna 310 and disconnect the output terminal of the power amplifier 304 a from the antenna 310
- the second switching device 308 is controlled to connect the output terminal of the second phase shifter 306 b to the connection port N 1 and disconnect the input terminal of the first phase shifter 304 b from the connection port N 1 .
- the wireless signal received from the antenna 310 can be transferred to the signal processing block 300 f , the first switching device 302 , the low-noise amplifier 306 a , the second phase shifter 306 b , the second switching device 308 , and the conducting path 312 (which includes the coupler 300 e ), in which the antenna 310 and the conducting path 312 are shared elements.
- FIG. 4 is a diagram illustrating a phased-array transceiver 400 according to an embodiment of the present invention.
- the phased-array transceiver 400 is an 8-channel phased-array transceiver, but this is not a limitation of the present invention.
- the phased-array transceiver 400 comprises a plurality of antennas 402 a - 402 h , a plurality of transceiving elements 404 a - 404 h , a first distributed network 406 , an oscillator 408 , a second distributed network 410 , a plurality of phase shifters (PS) 412 a - 412 h , and a signal processing block 414 , wherein the first distributed network 406 comprises all the signal traces from the signal processing block 414 to the plurality of transceiving elements 404 a - 404 h , and the second distributed network 410 comprises all the signal traces from the oscillator 408 to the plurality of phase shifters 412 a - 412 h .
- the plurality of transceiving elements 404 a - 404 h is respectively coupled to the antennas 402 a - 402 h .
- Each of the transceiving elements 404 a - 404 h comprises a transmitting circuit and a receiving circuit, wherein the transmitting circuit (e.g. the transmitting circuit of the transceiving element 404 a ) is utilized to transmit a signal having a relative phase to one antenna (e.g. the antenna 402 a ), wherein the signal having the relative phase is generated by the signal processing block 414 ; and the receiving circuit (e.g. the receiving circuit of the transceiving element 404 a ) is utilized to receive a signal having a relative phase from the corresponding antenna (e.g. the antenna 402 a ).
- the transmitting circuit e.g. the transmitting circuit of the transceiving element 404 a
- the receiving circuit e.g. the receiving circuit of the transceiving element 404 a
- the first distributed network 406 is coupled between the signal processing block 414 and the transceiving elements 404 a - 404 h .
- the oscillator 408 is arranged to generate a reference oscillating signal Sosc.
- the second distributed network 410 is arranged to transmit the reference oscillating signal Sosc.
- the plurality of phase shifters 412 a - 412 h are arranged to receive the reference oscillating signal Sosc through the second distributed network 410 and respectively generate a plurality of phase-shifted reference oscillating signals according to the reference oscillating signal Sosc.
- the signal processing block 414 may be a digital baseband processing circuit, and the transceiving elements 404 a - 404 h , the first distributed network 406 , the oscillator 408 , the second distributed network 410 , the plurality of phase shifters 412 a - 412 h , and the signal processing block 414 are configured as a single chip.
- a path from one antenna through the corresponding receiving circuit to the signal processing block 414 and a path from the signal processing block 414 through the corresponding transmitting circuit to the antenna share at least partial signal traces of the phased-array transceiver 400 .
- a first path from the antenna 402 a through the receiving circuit of the transceiving element 404 a to the signal processing block 414 and a second path from the signal processing block 414 through the transmitting circuit of the transceiving element 404 a to the antenna 402 a share at least partial signal traces (i.e. the signal trace labeled as 4062 a in FIG. 4 ) of the phased-array transceiver 400 .
- a path from one phase shifter corresponding to one transceiving element through the second distributed network 410 to the oscillator 408 and a path from another phase shifter corresponding to another transceiving element through the second distributed network 410 to the oscillator 408 share at least partial signal traces of the phased-array transceiver 400 .
- a path from the phase shifter 412 a corresponding to the transceiving element 404 a through the second distributed network 410 to the oscillator 408 and a path from the phase shifter 412 b corresponding to the transceiving element 402 b through the second distributed network 410 to the oscillator 408 share at least partial signal traces (i.e.
- phase shifters 412 a - 412 h may provide different phases upon the reference oscillating signal Sosc to generate the plurality of phase-shifted reference oscillating signals.
- FIG. 5 is a diagram illustrating a transceiving element 500 of a phased-array transceiver according to an embodiment of the present invention.
- the transceiving element 500 may be the embodiment of one transceiving element in the plurality of transceiving elements 404 a - 404 h .
- the transceiving element 500 comprises a first switching device 502 , a transmitting circuit 504 , a receiving circuit 506 , a second switching device 508 , and a phase shifter 510 .
- the first switching device 502 is arranged to selectively couple one of the transmitting circuit 504 and the receiving circuit 506 to the corresponding antenna.
- the corresponding antenna is labeled as 512 for brevity.
- the transmitting circuit 504 comprises a transmitter front-end circuit 504 a , and a mixer 504 b .
- the mixer 504 b is arranged to generate a mixer output Sm 1 by up-converting an output of a connecting terminal of the second switching device 508 .
- the transmitter front-end circuit 504 a at least comprises a power amplifier (not shown) to amplify the mixer output Sm 1 for generating the amplified mixer output to the first switching device 502 .
- the receiving circuit 506 comprises a receiver front-end circuit 506 a , and a mixer 506 b .
- the receiver front-end circuit 506 a comprises at least a low-noise amplifier (not shown).
- the second mixer 506 b is arranged to generate a mixer output Sm 2 to a connecting terminal of the second switching device 508 by down-converting the output of the low-noise amplifier.
- the phase shifter 510 receives the reference oscillating signal Sosc from the second distributed network 410 , and generates the phase-shifted reference oscillating signal Sof the mixer 504 b and the mixer 506 b .
- the mixer 504 b and the mixer 506 b receive the phase-shifted reference oscillating signal Sof for generating the mixer output Sm 1 and the mixer output Sm 2 respectively.
- the first switching device 502 is arranged to selectively couple one of the transmitter front-end circuit 504 a and the receiver front-end circuit 506 a to the antenna 512 .
- the first switching device 502 is controlled to connect the output terminal of the transmitter front-end circuit 504 a to the antenna 512 and disconnect the input terminal of the receiver front-end circuit 506 a from the antenna 512
- the second switching device 508 is controlled to connect the input terminal of the mixer 504 b to the connection port N 2 of the distributed network 406 and disconnect the output terminal of the mixer 506 b from the connection port N 2 .
- the first switching device 502 is controlled to connect the input terminal of the receiver front-end circuit 506 a to the antenna 512 and disconnect the output terminal of the transmitter front-end circuit 504 a from the antenna 512
- the second switching device 508 is controlled to connect the output terminal of the mixer 506 b to the connection port N 2 and disconnect the input terminal of the mixer 504 b from the connection port N 2 .
- FIG. 6 is a diagram illustrating a phased-array transceiver 600 according to an embodiment of the present invention.
- the phased-array transceiver 600 is an 8-channel phased-array transceiver, but this is not a limitation of the present invention.
- the phased-array transceiver 600 comprises a plurality of antennas 602 a - 602 h , a plurality of transceiving elements 604 a - 604 h , a first distributed network 606 , an oscillator 608 , a second distributed network 610 , and a signal processing block 612 , wherein the first distributed network 606 comprises all the signal traces from the signal processing block 612 to the plurality of transceiving elements 604 a - 604 h , and the second distributed network 610 comprises all the signal traces from the oscillator 608 to the plurality of transceiving elements 604 a - 604 h .
- the plurality of transceiving elements 604 a - 604 h is respectively coupled to the antennas 602 a - 602 h .
- Each of the transceiving elements 604 a - 604 h comprises a transmitting circuit and a receiving circuit, wherein the transmitting circuit (e.g. the transmitting circuit of the transceiving element 604 a ) is utilized to transmit a signal having a relative phase to one antenna (e.g. the antenna 602 a ), wherein the signal having the relative phase is generated by the signal processing block 612 ; and the receiving circuit (e.g. the receiving circuit of the transceiving element 604 a ) is utilized to receive a signal having a relative phase from the corresponding antenna (e.g. the antenna 602 a ).
- the transmitting circuit e.g. the transmitting circuit of the transceiving element 604 a
- the receiving circuit e.g. the receiving circuit of the transceiving element 604 a
- the first distributed network 606 is coupled between the signal processing block 614 and the transceiving elements 604 a - 604 h .
- the oscillator 608 is arranged to generate a reference oscillating signal Sosc 2 .
- the second distributed network 610 is arranged to transmit the reference oscillating signal Sosc 2 to the transceiving elements 604 a - 604 h .
- the signal processing block 612 may be a digital baseband processing circuit, and the transceiving elements 604 a - 604 h , the first distributed network 606 , the oscillator 608 , the second distributed network 610 , and the signal processing block 612 are configured as a single chip.
- a path from one antenna through the corresponding receiving circuit to the signal processing block 612 and a path from the signal processing block 612 through the corresponding transmitting circuit to the antenna share at least partial signal traces of the phased-array transceiver 600 .
- a first path from the antenna 602 a through the receiving circuit of the transceiving element 604 a to the signal processing block 612 and a second path from the signal processing block 612 through the transmitting circuit of the transceiving element 604 a to the antenna 602 a share at least partial signal traces (i.e. the signal trace labeled as 6062 a in FIG. 6 ) of the phased-array transceiver 600 .
- a path from one transceiving element through the second distributed network 610 to the oscillator 608 and a path from another transceiving element through the second distributed network 610 to the oscillator 608 share at least partial signal traces of the phased-array transceiver 600 .
- a path from the transceiving element 604 a through the second distributed network 610 to the oscillator 608 and a path from the transceiving element 604 b through the second distributed network 610 to the oscillator 608 share at least partial signal traces (i.e. the signal trace labeled as 6062 b in FIG. 6 ) of the phased-array transceiver 600 .
- the reference oscillating signal Sosc 2 may be generated by different oscillators.
- FIG. 7 is a diagram illustrating a transceiving element 700 of a phased-array transceiver according to an embodiment of the present invention.
- the transceiving element 700 may be the embodiment of one transceiving element in the plurality of transceiving elements 604 a - 604 h .
- the transceiving element 700 comprises a first switching device 702 , a transmitting circuit 704 , a receiving circuit 706 , and a second switching device 708 .
- the first switching device 702 is arranged to selectively couple one of the transmitting circuit 704 and the receiving circuit 706 to the corresponding antenna.
- the corresponding antenna is labeled as 712 for brevity.
- the transmitting circuit 704 comprises a transmitter front-end circuit 704 a , a mixer 704 b , and a phase shifter 704 c .
- the mixer 704 b is arranged to generate a mixer output Sm 3 by up-converting an output of the phase shifter 704 c .
- the input terminal of the phase shifter 704 c is connected to a connecting terminal of the second switching device 708 .
- the transmitter front-end circuit 704 a at least comprises a power amplifier (not shown) to amplify the mixer output Sm 3 for generating the amplified mixer output to the first switching device 702 .
- the receiving circuit 706 comprises a receiver front-end circuit 706 a , a mixer 706 b , and a phase shifter 706 c .
- the receiver front-end circuit 706 a comprises at least a low-noise amplifier (not shown).
- the second mixer 706 b is arranged to generate a mixer output Sm 4 to the phase shifter 706 c by down-converting the output of the low-noise amplifier.
- the output terminal of the phase shifter 706 c is connected to a connecting terminal of the second switching device 708 .
- the second switching device 708 is arranged to selectively couple one of the phase shifter 704 c and the phase shifter 706 c to the first distributed network 606 .
- phase shifters 704 c and 706 c may be baseband phase shifters or intermediate-frequency phase shifters.
- the mixer 704 b and the mixer 706 b receive the reference oscillating signal Sosc 2 for generating the mixer output Sm 3 and the mixer output Sm 4 respectively.
- the first switching device 702 is arranged to selectively couple one of the transmitter front-end circuit 704 a and the receiver front-end circuit 706 a to the antenna 712 .
- the first switching device 702 is controlled to connect the output terminal of the transmitter front-end circuit 704 a to the antenna 712 and disconnect the input terminal of the receiver front-end circuit 706 a from the antenna 712
- the second switching device 708 is controlled to connect the input terminal of the phase shifter 704 c to the connection port N 3 of the distributed network 606 and disconnect the output terminal of the phase shifter 706 c from the connection port N 3 .
- the first switching device 702 is controlled to connect the input terminal of the receiver front-end circuit 706 a to the antenna 712 and disconnect the output terminal of the transmitter front-end circuit 704 a from the antenna 712
- the second switching device 708 is controlled to connect the output terminal of the phase shifter 706 c to the connection port N 3 and disconnect the input terminal of the phase shifter 704 c from the connection port N 3 .
- the presented phase-arrayed transceivers are arranged to share the signal traces between the signal processing block and the plurality of antennas, and/or share the signal traces between the oscillator and the plurality of mixers; therefore, the area of the distributed networks can be largely reduced in comparison with the conventional counterpart. Accordingly, the costs of the presented phase-arrayed transceivers are greatly reduced.
Abstract
A phased-array transceiver includes: a plurality of antennas; a plurality of transceiving elements respectively coupled to the plurality of antennas, at least one of the transceiving elements comprising a first transmitting circuit and a first receiving circuit; a signal processing block; and a first distributed network, coupled between the signal processing block and the transceiving elements, wherein the transceiving elements, the signal processing block, and the first distributed network are configured as a single chip, and a first path from the antenna through the first receiving circuit to the signal processing block and a second path from the signal processing block through the first transmitting circuit to the antenna share at least partial signal traces of the phased-array transceiver.
Description
- This application claims the benefit of U.S. Provisional Applications No. 61/487,346 and 61/487,347, which were filed on 2011 May 18 and are included herein by reference.
- The present invention is related to a phase-arrayed transceiver, and more particularly to a low cost phase-arrayed transceiver.
- Phase-arrayed transceivers are widely used in wireless communication systems. Phase-arrayed transceivers comprise a plurality of phase-arrayed channels, wherein a typical phase-arrayed channel comprises a transmitter and a receiver. Conventionally, the transmitter and the receiver of a phase-arrayed transceiver are completely separate from each other for ease of design and implementation, which means that the transmitter and the receiver in a phase-arrayed transceiver are coupled to different respective antennas and different phase shifters. The conventional architecture of the phase-arrayed transceivers therefore requires numerous phase shifters and large-area distribution networks, which consequently increases the manufacture cost. Accordingly, how to reduce the chip size of the phase-arrayed transceivers is an urgent problem in this field.
- One objective of the presented embodiment is to provide a phase-arrayed transceiver.
- According to a first embodiment of the present invention, a phase-arrayed transceiver is provided. The phase-arrayed transceiver comprises a plurality of antennas, a plurality of transceiving elements, a signal processing block, and a first distributed network. The plurality of transceiving elements is respectively coupled to the plurality of antennas; at least one of the transceiving elements comprises a first transmitting circuit and a first receiving circuit. The first distributed network is coupled between the signal processing block and the transceiving elements, wherein the transceiving elements, the signal processing block, and the first distributed network are configured as a single chip. A first path from the antenna through the first receiving circuit to the signal processing block and a second path from the signal processing block through the first transmitting circuit to the antenna at least partially share signal traces of the phased-array transceiver.
- According to a second embodiment of the present invention, a transceiving element of a phased-array transceiver is provided. The transceiving element of the phased-array transceiver comprises a transmitting circuit and a receiving circuit. The transmitting circuit is disposed on a transmitting signal path. The receiving circuit is disposed on a receiving signal path, wherein the transmitting signal path and the receiving signal path share at least a partial signal trace; and the transmitting circuit and the receiving circuit are disposed in a single chip.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 is a diagram illustrating a phased-array transceiver according to a first embodiment of the present invention. -
FIG. 2 is a diagram illustrating a transceiving element of the phased-array transceiver according to a second embodiment of the present invention. -
FIG. 3 is a diagram illustrating a transceiving element of the phased-array transceiver according to a third embodiment of the present invention. -
FIG. 4 is a diagram illustrating a phased-array transceiver according to a fourth embodiment of the present invention. -
FIG. 5 is a diagram illustrating a transceiving element of the phased-array transceiver according to a fifth embodiment of the present invention. -
FIG. 6 is a diagram illustrating a phased-array transceiver according to a sixth embodiment of the present invention. -
FIG. 7 is a diagram illustrating a transceiving element of the phased-array transceiver according to a seventh embodiment of the present invention. - Certain terms are used throughout the description and following claims to refer to particular components. As one skilled in the art will appreciate, electronic equipment manufacturers may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the following description and in the claims, the terms “include” and “comprise” are used in an open-ended fashion, and thus should be interpreted to mean “include, but not limited to . . . ”. Also, the term “couple” is intended to mean either an indirect or direct electrical connection. Accordingly, if one device is coupled to another device, that connection may be through a direct electrical connection, or through an indirect electrical connection via other devices and connections.
- Please refer to
FIG. 1 , which is a diagram illustrating a phased-array transceiver 100 according to an embodiment of the present invention. In this embodiment, the phased-array transceiver 100 is a 16-channel phased-array transceiver, but this is not a limitation of the present invention. The phased-array transceiver 100 comprises a plurality of antennas 102 a-102 p, a plurality of transceiving elements 104 a-104 p, a firstdistributed network 106, and asignal processing block 108. The plurality of transceiving elements 104 a-104 p is respectively coupled to the plurality antennas 102 a-102 p. Each of the transceiving elements 104 a-104 p comprises a transmitting circuit and a receiving circuit, wherein the transmitting circuit (e.g. the transmitting circuit of thetransceiving element 104 a) is utilized to transmit a signal having a relative phase to one antenna (e.g. theantenna 102 a), wherein the signal having the relative phase is generated by thesignal processing block 108; and the receiving circuit (e.g. the receiving circuit of thetransceiving element 104 a) is utilized to receive a signal having a relative phase from the corresponding antenna (e.g. theantenna 102 a). - The first
distributed network 106 is coupled between thesignal processing block 108 and the transceiving elements 104 a-104 p. In addition, the transceiving elements 104 a-104 p, thesignal processing block 108, and the firstdistributed network 106 are configured as a single chip. According to the embodiment, a path from one antenna through the corresponding receiving circuit to thesignal processing block 108 and a path from thesignal processing block 108 through the corresponding transmitting circuit to the antenna share at least partial signal traces of the phased-array transceiver 100. For example, a first path from theantenna 102 a through the receiving circuit of thetransceiving element 104 a to thesignal processing block 108 and a second path from thesignal processing block 108 through the transmitting circuit of thetransceiving element 104 a to theantenna 102 a share at least partial signal traces (e.g. the signal trace labeled as 1062 a inFIG. 1 ) of the phased-array transceiver 100. - In this embodiment, the first
distributed network 106 comprises 21 conducting paths 1062 a-1062 u and fivecouplers 106 a-106 e, wherein the conducting paths 1062 a-1062 p are respectively coupled to the transceiving elements 104 a-104 p as shown inFIG. 1 . Thecoupler 106 a is utilized for transferring the signals between the conducting paths 1062 a-1062 p and the conducting path 1062 g. More specifically, thefirst coupler 106 a is utilized for combining the signals from the transceiving elements 104 a-104 d and outputting the combined signal to the conducting path 1062 g, or transmitting the signal from the conducting path 1062 g to the transceiving elements 104 a-104 d. Similarly, the coupler 106 b is utilized for transferring the signals between the conducting paths 1062 e-1062 h and the conductingpath 1062 r. Thecoupler 106 c is utilized for transferring the signals between the conducting paths 1062 i-1062 l and theconducting path 1062 s. Thecoupler 106 d is utilized for transferring the signals between the conductingpaths 1062 m-1062 p and the conductingpath 1062 t. In addition, thecoupler 106 e is utilized for transferring the signals between the conductingpaths 1062 q-1062 t and the conductingpath 1062 u. - According to the first
distributed network 106, theconducting path 1062 u is the shared signal trace between thecouplers 106 a-106 d and thesignal processing block 108. Theconducting path 1062 q is the shared signal trace between the conducting paths 1062 a-1062 d and thecoupler 106 d. Theconducting path 1062 r is the shared signal trace between the conducting paths 1062 e-1062 h and thecoupler 106 d. Theconducting path 1062 s is the shared signal trace between the conducting paths 1062 i-1062 l and thecoupler 106 d. Theconducting path 1062 t is the shared signal trace between the conductingpaths 1062 m-1062 p and thecoupler 106 d. Moreover, theconducting path 1062 a is the shared signal trace between the transmitting circuit and the receiving circuit of thetransceiving element 104 a and thecoupler 106 a. Theconducting path 1062 b is the shared signal trace between the transmitting circuit and the receiving circuit of thetransceiving element 104 b and thecoupler 106 a. By the same token, theconducting path 1062 p is the shared signal trace between the transmitting circuit and the receiving circuit of the transceiving element 1044 and thecoupler 104 d. - By sharing the signal traces between the
signal processing block 108 and the antennas 102 a-102 p, the area of the firstdistributed network 106 can be largely reduced in comparison with the conventional counterpart. It should be noted that thesignal processing block 108 may be a baseband processing circuit or a mixer. - Please refer to
FIG. 2 , which is a diagram illustrating atransceiving element 200 of a phased-array transceiver according to an embodiment of the present invention. Thetransceiving element 200 may be the embodiment of one transceiving element in the plurality of transceiving elements 104 a-104 p. Thetransceiving element 200 comprises afirst switching device 202, a transmittingcircuit 204, a receivingcircuit 206, asecond switching device 208, and aphase shifter 210. Thefirst switching device 202 is arranged to selectively couple one of the transmittingcircuit 204 and the receivingcircuit 206 to the corresponding antenna. In this embodiment, the corresponding antenna is labeled as 212 for brevity. The transmittingcircuit 204 comprises apower amplifier 204 a, which is arranged to amplify an output of thephase shifter 210. The receivingcircuit 206 comprises a low-noise amplifier 206 a, which is arranged to generate an output to thephase shifter 210. Furthermore, thesecond switching device 208 is arranged to selectively couple one of thepower amplifier 204 a and the low-noise amplifier 206 a to thephase shifter 210. - It should be noted that another three
transceiving elements 200 b-200 d having a similar configuration to thetransceiving element 200, acoupler 200 e, and asignal processing block 200 f, respectively, are also shown inFIG. 2 for illustrative purposes. Thecoupler 200 e has five connection ports Na, Nb, Nc, Nd, and Ne, where thetransceiving elements 200 a-200 d are coupled to the connection ports Na, Nb, Nc, Nd respectively, and the connection port Ne is coupled to the conductingpath 214. Thecoupler 200 e is arranged to receive signals from the connection port Ne and transmit signals to the connection ports Na, Nb, Nc, Nd, or receive signals from the connection ports Na, Nb, Nc, Nd and transmit signals to the connection port Ne. According to thetransceiving element 200, theantenna 212 is the shared antenna of the transmittingcircuit 204 and the receivingcircuit 206, and thephase shifter 210 is the shared phase shifter of the transmittingcircuit 204 and the receivingcircuit 206. The conductingpath 214 is the shared signal trace from thephase shifter 210 to thesignal processing block 200 f and from thesignal processing block 200 f to thephase shifter 210. Furthermore, the above-mentioned coupler may be a 4-to-1 combiner. - More specifically, when the phased-array transceiver operates in the signal transmitting mode, the
first switching device 202 is controlled to connect the output terminal of thepower amplifier 204 a to theantenna 212 and disconnect the input terminal of the low-noise amplifier 206 a from theantenna 212, and thesecond switching device 208 is controlled to connect the input terminal of thepower amplifier 204 a to the output terminal of thephase shifter 210 and disconnect the output terminal of the low-noise amplifier 206 a from the input terminal of thephase shifter 210. It should be noted that, even though the input terminal and the output terminal of thephase shifter 210 are illustrated by the same terminal inFIG. 2 , those skilled in the art should readily understand that this is only for illustrative purposes. Accordingly, the pre-transmitted signal generated by thesignal processing block 200 f can be transferred to theantenna 212 via the conducting path 214 (which includes thecoupler 200 e), thephase shifter 210, thesecond switching device 208, thepower amplifier 204 a, and thefirst switching device 202. - When the phased-array transceiver operates in the signal receiving mode, the
first switching device 202 is controlled to connect the input terminal of the low-noise amplifier 206 a to theantenna 212 and disconnect the output terminal of thepower amplifier 204 a from theantenna 212, and thesecond switching device 208 is controlled to connect the output terminal of the low-noise amplifier 206 a to the input terminal of thephase shifter 210 and disconnect the input terminal of thepower amplifier 204 a from the output terminal of thephase shifter 210. Accordingly, the wireless signal received from theantenna 212 can be transferred to thesignal processing block 200 f, thefirst switching device 202, the low-noise amplifier 206 a, thesecond switching device 208, thephase shifter 210, and the conducting path 214 (which includes thecoupler 200 e), in which theantenna 212, thephase shifter 210, and the conductingpath 214 are shared elements. - Please refer to
FIG. 3 , which is a diagram illustrating atransceiving element 300 of a phased-array transceiver according to an embodiment of the present invention. Thetransceiving element 300 may be the embodiment of one transceiving element in the plurality of transceiving elements 104 a-104 p. Thetransceiving element 300 comprises afirst switching device 302, a transmittingcircuit 304, a receivingcircuit 306, and asecond switching device 308. Thefirst switching device 302 is arranged to selectively couple one of the transmittingcircuit 304 and the receivingcircuit 306 to the corresponding antenna. In this embodiment, the corresponding antenna is labeled as 310 for brevity. The transmittingcircuit 304 comprises apower amplifier 304 a and afirst phase shifter 304 b. Thepower amplifier 304 a is arranged to amplify an output of thefirst phase shifter 304 b. The receivingcircuit 306 comprises a low-noise amplifier 306 a and asecond phase shifter 306 b. The low-noise amplifier 306 a is arranged to generate an output to thesecond phase shifter 306 b. Furthermore, thesecond switching device 308 is arranged to selectively couple one of the transmittingcircuit 304 and the receivingcircuit 306 to a connection port N1 of the distributed network. - It should be noted that another three
transceiving elements 300 b-300 d having the similar configuration to thetransceiving element 300, acoupler 300 e, and asignal processing block 300 f, respectively, are also shown inFIG. 3 for illustrative purposes. According to thetransceiving element 300, theantenna 310 is the shared antenna of the transmittingcircuit 304 and the receivingcircuit 306. The conductingpath 312 is the shared signal trace from the transmittingcircuit 304 to thesignal processing block 300 f and from thesignal processing block 300 f to the receivingcircuit 306. - More specifically, when the phased-array transceiver operates in the signal transmitting mode, the
first switching device 302 is controlled to connect the output terminal of thepower amplifier 304 a to theantenna 310 and disconnect the input terminal of the low-noise amplifier 306 a from theantenna 310, and thesecond switching device 308 is controlled to connect the input terminal of thefirst phase shifter 304 b to the connection port N1 of the distributed network and disconnect the output terminal of thesecond phase shifter 306 b from the connection port N1. Accordingly, the pre-transmitted signal generated by thesignal processing block 300 f can be transferred to theantenna 310 via the conducting path 312 (which includes thecoupler 300 e), thesecond switching device 308, thefirst phase shifter 304 b, thepower amplifier 304 a, and thefirst switching device 302. - Moreover, when the phased-array transceiver operates in the signal receiving mode, the
first switching device 302 is controlled to connect the input terminal of the low-noise amplifier 306 a to theantenna 310 and disconnect the output terminal of thepower amplifier 304 a from theantenna 310, and thesecond switching device 308 is controlled to connect the output terminal of thesecond phase shifter 306 b to the connection port N1 and disconnect the input terminal of thefirst phase shifter 304 b from the connection port N1. Accordingly, the wireless signal received from theantenna 310 can be transferred to thesignal processing block 300 f, thefirst switching device 302, the low-noise amplifier 306 a, thesecond phase shifter 306 b, thesecond switching device 308, and the conducting path 312 (which includes thecoupler 300 e), in which theantenna 310 and the conductingpath 312 are shared elements. - Please refer to
FIG. 4 , which is a diagram illustrating a phased-array transceiver 400 according to an embodiment of the present invention. In this embodiment, the phased-array transceiver 400 is an 8-channel phased-array transceiver, but this is not a limitation of the present invention. The phased-array transceiver 400 comprises a plurality of antennas 402 a-402 h, a plurality of transceiving elements 404 a-404 h, a first distributednetwork 406, anoscillator 408, a second distributednetwork 410, a plurality of phase shifters (PS) 412 a-412 h, and asignal processing block 414, wherein the first distributednetwork 406 comprises all the signal traces from thesignal processing block 414 to the plurality of transceiving elements 404 a-404 h, and the second distributednetwork 410 comprises all the signal traces from theoscillator 408 to the plurality of phase shifters 412 a-412 h. The plurality of transceiving elements 404 a-404 h is respectively coupled to the antennas 402 a-402 h. Each of the transceiving elements 404 a-404 h comprises a transmitting circuit and a receiving circuit, wherein the transmitting circuit (e.g. the transmitting circuit of thetransceiving element 404 a) is utilized to transmit a signal having a relative phase to one antenna (e.g. theantenna 402 a), wherein the signal having the relative phase is generated by thesignal processing block 414; and the receiving circuit (e.g. the receiving circuit of thetransceiving element 404 a) is utilized to receive a signal having a relative phase from the corresponding antenna (e.g. theantenna 402 a). - The first distributed
network 406 is coupled between thesignal processing block 414 and the transceiving elements 404 a-404 h. Theoscillator 408 is arranged to generate a reference oscillating signal Sosc. The second distributednetwork 410 is arranged to transmit the reference oscillating signal Sosc. The plurality of phase shifters 412 a-412 h are arranged to receive the reference oscillating signal Sosc through the second distributednetwork 410 and respectively generate a plurality of phase-shifted reference oscillating signals according to the reference oscillating signal Sosc. In addition, thesignal processing block 414 may be a digital baseband processing circuit, and the transceiving elements 404 a-404 h, the first distributednetwork 406, theoscillator 408, the second distributednetwork 410, the plurality of phase shifters 412 a-412 h, and thesignal processing block 414 are configured as a single chip. - According to the embodiment, a path from one antenna through the corresponding receiving circuit to the
signal processing block 414 and a path from thesignal processing block 414 through the corresponding transmitting circuit to the antenna share at least partial signal traces of the phased-array transceiver 400. For example, a first path from theantenna 402 a through the receiving circuit of thetransceiving element 404 a to thesignal processing block 414 and a second path from thesignal processing block 414 through the transmitting circuit of thetransceiving element 404 a to theantenna 402 a share at least partial signal traces (i.e. the signal trace labeled as 4062 a inFIG. 4 ) of the phased-array transceiver 400. Furthermore, a path from one phase shifter corresponding to one transceiving element through the second distributednetwork 410 to theoscillator 408 and a path from another phase shifter corresponding to another transceiving element through the second distributednetwork 410 to theoscillator 408 share at least partial signal traces of the phased-array transceiver 400. For example, a path from thephase shifter 412 a corresponding to thetransceiving element 404 a through the second distributednetwork 410 to theoscillator 408 and a path from thephase shifter 412 b corresponding to thetransceiving element 402 b through the second distributednetwork 410 to theoscillator 408 share at least partial signal traces (i.e. the signal trace labeled as 4062 b inFIG. 4 ) of the phased-array transceiver 400. It should be noted that the plurality of phase shifters 412 a-412 h may provide different phases upon the reference oscillating signal Sosc to generate the plurality of phase-shifted reference oscillating signals. - Please refer to
FIG. 5 , which is a diagram illustrating atransceiving element 500 of a phased-array transceiver according to an embodiment of the present invention. Thetransceiving element 500 may be the embodiment of one transceiving element in the plurality of transceiving elements 404 a-404 h. Thetransceiving element 500 comprises afirst switching device 502, a transmittingcircuit 504, a receivingcircuit 506, asecond switching device 508, and aphase shifter 510. Thefirst switching device 502 is arranged to selectively couple one of the transmittingcircuit 504 and the receivingcircuit 506 to the corresponding antenna. In this embodiment, the corresponding antenna is labeled as 512 for brevity. The transmittingcircuit 504 comprises a transmitter front-end circuit 504 a, and amixer 504 b. Themixer 504 b is arranged to generate a mixer output Sm1 by up-converting an output of a connecting terminal of thesecond switching device 508. The transmitter front-end circuit 504 a at least comprises a power amplifier (not shown) to amplify the mixer output Sm1 for generating the amplified mixer output to thefirst switching device 502. - The receiving
circuit 506 comprises a receiver front-end circuit 506 a, and amixer 506 b. The receiver front-end circuit 506 a comprises at least a low-noise amplifier (not shown). Thesecond mixer 506 b is arranged to generate a mixer output Sm2 to a connecting terminal of thesecond switching device 508 by down-converting the output of the low-noise amplifier. - The
phase shifter 510 receives the reference oscillating signal Sosc from the second distributednetwork 410, and generates the phase-shifted reference oscillating signal Sof themixer 504 b and themixer 506 b. Themixer 504 b and themixer 506 b receive the phase-shifted reference oscillating signal Sof for generating the mixer output Sm1 and the mixer output Sm2 respectively. Thefirst switching device 502 is arranged to selectively couple one of the transmitter front-end circuit 504 a and the receiver front-end circuit 506 a to theantenna 512. - More specifically, when the phased-array transceiver operates in the signal transmitting mode, the
first switching device 502 is controlled to connect the output terminal of the transmitter front-end circuit 504 a to theantenna 512 and disconnect the input terminal of the receiver front-end circuit 506 a from theantenna 512, and thesecond switching device 508 is controlled to connect the input terminal of themixer 504 b to the connection port N2 of the distributednetwork 406 and disconnect the output terminal of themixer 506 b from the connection port N2. - Furthermore, when the phased-array transceiver operates in the signal receiving mode, the
first switching device 502 is controlled to connect the input terminal of the receiver front-end circuit 506 a to theantenna 512 and disconnect the output terminal of the transmitter front-end circuit 504 a from theantenna 512, and thesecond switching device 508 is controlled to connect the output terminal of themixer 506 b to the connection port N2 and disconnect the input terminal of themixer 504 b from the connection port N2. - Please refer to
FIG. 6 , which is a diagram illustrating a phased-array transceiver 600 according to an embodiment of the present invention. In this embodiment, the phased-array transceiver 600 is an 8-channel phased-array transceiver, but this is not a limitation of the present invention. The phased-array transceiver 600 comprises a plurality of antennas 602 a-602 h, a plurality of transceiving elements 604 a-604 h, a first distributednetwork 606, anoscillator 608, a second distributednetwork 610, and asignal processing block 612, wherein the first distributednetwork 606 comprises all the signal traces from thesignal processing block 612 to the plurality of transceiving elements 604 a-604 h, and the second distributednetwork 610 comprises all the signal traces from theoscillator 608 to the plurality of transceiving elements 604 a-604 h. The plurality of transceiving elements 604 a-604 h is respectively coupled to the antennas 602 a-602 h. Each of the transceiving elements 604 a-604 h comprises a transmitting circuit and a receiving circuit, wherein the transmitting circuit (e.g. the transmitting circuit of thetransceiving element 604 a) is utilized to transmit a signal having a relative phase to one antenna (e.g. theantenna 602 a), wherein the signal having the relative phase is generated by thesignal processing block 612; and the receiving circuit (e.g. the receiving circuit of thetransceiving element 604 a) is utilized to receive a signal having a relative phase from the corresponding antenna (e.g. theantenna 602 a). - The first distributed
network 606 is coupled between the signal processing block 614 and the transceiving elements 604 a-604 h. Theoscillator 608 is arranged to generate a reference oscillating signal Sosc2. The second distributednetwork 610 is arranged to transmit the reference oscillating signal Sosc2 to the transceiving elements 604 a-604 h. In addition, thesignal processing block 612 may be a digital baseband processing circuit, and the transceiving elements 604 a-604 h, the first distributednetwork 606, theoscillator 608, the second distributednetwork 610, and thesignal processing block 612 are configured as a single chip. - According to the embodiment, a path from one antenna through the corresponding receiving circuit to the
signal processing block 612 and a path from thesignal processing block 612 through the corresponding transmitting circuit to the antenna share at least partial signal traces of the phased-array transceiver 600. For example, a first path from theantenna 602 a through the receiving circuit of thetransceiving element 604 a to thesignal processing block 612 and a second path from thesignal processing block 612 through the transmitting circuit of thetransceiving element 604 a to theantenna 602 a share at least partial signal traces (i.e. the signal trace labeled as 6062 a inFIG. 6 ) of the phased-array transceiver 600. Furthermore, a path from one transceiving element through the second distributednetwork 610 to theoscillator 608 and a path from another transceiving element through the second distributednetwork 610 to theoscillator 608 share at least partial signal traces of the phased-array transceiver 600. For example, a path from thetransceiving element 604 a through the second distributednetwork 610 to theoscillator 608 and a path from the transceiving element 604 b through the second distributednetwork 610 to theoscillator 608 share at least partial signal traces (i.e. the signal trace labeled as 6062 b inFIG. 6 ) of the phased-array transceiver 600. It should be noted that, in this embodiment, the reference oscillating signal Sosc2 may be generated by different oscillators. - Please refer to
FIG. 7 , which is a diagram illustrating atransceiving element 700 of a phased-array transceiver according to an embodiment of the present invention. Thetransceiving element 700 may be the embodiment of one transceiving element in the plurality of transceiving elements 604 a-604 h. Thetransceiving element 700 comprises afirst switching device 702, a transmittingcircuit 704, a receivingcircuit 706, and asecond switching device 708. Thefirst switching device 702 is arranged to selectively couple one of the transmittingcircuit 704 and the receivingcircuit 706 to the corresponding antenna. In this embodiment, the corresponding antenna is labeled as 712 for brevity. The transmittingcircuit 704 comprises a transmitter front-end circuit 704 a, amixer 704 b, and aphase shifter 704 c. Themixer 704 b is arranged to generate a mixer output Sm3 by up-converting an output of thephase shifter 704 c. The input terminal of thephase shifter 704 c is connected to a connecting terminal of thesecond switching device 708. The transmitter front-end circuit 704 a at least comprises a power amplifier (not shown) to amplify the mixer output Sm3 for generating the amplified mixer output to thefirst switching device 702. - The receiving
circuit 706 comprises a receiver front-end circuit 706 a, amixer 706 b, and aphase shifter 706 c. The receiver front-end circuit 706 a comprises at least a low-noise amplifier (not shown). Thesecond mixer 706 b is arranged to generate a mixer output Sm4 to thephase shifter 706 c by down-converting the output of the low-noise amplifier. The output terminal of thephase shifter 706 c is connected to a connecting terminal of thesecond switching device 708. Furthermore, thesecond switching device 708 is arranged to selectively couple one of thephase shifter 704 c and thephase shifter 706 c to the first distributednetwork 606. - In addition, the
phase shifters mixer 704 b and themixer 706 b receive the reference oscillating signal Sosc2 for generating the mixer output Sm3 and the mixer output Sm4 respectively. Thefirst switching device 702 is arranged to selectively couple one of the transmitter front-end circuit 704 a and the receiver front-end circuit 706 a to theantenna 712. - More specifically, when the phased-array transceiver operates in the signal transmitting mode, the
first switching device 702 is controlled to connect the output terminal of the transmitter front-end circuit 704 a to theantenna 712 and disconnect the input terminal of the receiver front-end circuit 706 a from theantenna 712, and thesecond switching device 708 is controlled to connect the input terminal of thephase shifter 704 c to the connection port N3 of the distributednetwork 606 and disconnect the output terminal of thephase shifter 706 c from the connection port N3. - When the phased-array transceiver operates in the signal receiving mode, the
first switching device 702 is controlled to connect the input terminal of the receiver front-end circuit 706 a to theantenna 712 and disconnect the output terminal of the transmitter front-end circuit 704 a from theantenna 712, and thesecond switching device 708 is controlled to connect the output terminal of thephase shifter 706 c to the connection port N3 and disconnect the input terminal of thephase shifter 704 c from the connection port N3. - The presented phase-arrayed transceivers are arranged to share the signal traces between the signal processing block and the plurality of antennas, and/or share the signal traces between the oscillator and the plurality of mixers; therefore, the area of the distributed networks can be largely reduced in comparison with the conventional counterpart. Accordingly, the costs of the presented phase-arrayed transceivers are greatly reduced.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (14)
1. A phase-arrayed transceiver, comprising:
a plurality of antennas;
a plurality of transceiving elements, coupled to the plurality of antennas, respectively, at least one of the transceiving elements comprising a first transmitting circuit and a first receiving circuit;
a signal processing block; and
a first distributed network, coupled between the signal processing block and the transceiving elements;
wherein the transceiving elements, the signal processing block, and the first distributed network are configured as a single chip, and a first path from the antenna through the first receiving circuit to the signal processing block and a second path from the signal processing block through the first transmitting circuit to the antenna share at least partial signal traces of the phase-arrayed transceiver.
2. The phase-arrayed transceiver of claim 1 , wherein the at least one transceiving element further comprises:
a switching device, arranged to selectively couple one of the first transmitting circuit and the first receiving circuit to the corresponding antenna.
3. The phase-arrayed transceiver of claim 1 , wherein the at least one transceiving element further comprises a phase shifter and a switching device, and the first transmitting circuit comprises:
a power amplifier, arranged to amplify an output of the phase shifter; and
the first receiving circuit comprises:
a low-noise amplifier, arranged to generate an output to the phase shifter;
wherein the switching device is arranged to selectively couple one of the power amplifier and the low-noise amplifier to the phase shifter.
4. The phase-arrayed transceiver of claim 1 , wherein the at least one transceiving element further comprises:
a switching device, arranged to selectively couple one of the first transmitting circuit and the first receiving circuit to a connection port of the first distributed network.
5. The phase-arrayed transceiver of claim 4 , wherein the first transmitting circuit comprises:
a first phase shifter; and
a power amplifier, arranged to amplify an output of the first phase shifter; and
the first receiving circuit comprises:
a second phase shifter; and
a low-noise amplifier, arranged to generate an output to the second phase shifter;
wherein the switching device is arranged to selectively couple one of the first phase shifter and the second phase shifter to the connection port of the first distributed network.
6. The phased-array transceiver of claim 4 , wherein the first transmitting circuit comprises:
a first mixer, arranged to generate a first mixer output by up-converting an output of the switching device; and
a power amplifier, arranged to amplify the first mixer output;
the first receiving circuit comprises:
a low-noise amplifier; and
a second mixer, arranged to generate a second mixer output to the switching device by down-converting an output of the low-noise amplifier; and
the phased-array transceiver further comprises:
an oscillator, arranged to generate a reference oscillating signal;
a second distributed network, arranged to transmit the reference oscillating signal; and
a phase shifter, arranged to receive the reference oscillating signal through the second distributed network and generate a phase-shifted reference oscillating signal according to the reference oscillating signal;
wherein both of the first mixer and the second mixer receive the phase-shifted reference oscillating signal to generate the first mixer output and the second mixer output, and the switching device is arranged to selectively couple one of the first mixer and the second mixer to the connection port of the first distributed network.
7. The phase-arrayed transceiver of claim 4 , wherein the first transmitting circuit comprises:
a first phase shifter;
a first mixer, arranged to generate a first mixer output by up-converting an output of the first phase shifter; and
a power amplifier, arranged to amplify the first mixer output; and
the first receiving circuit comprises:
a low-noise amplifier;
a second phase shifter; and
a second mixer, arranged to generate a second mixer output to the second phase shifter by down-converting an output of the low-noise amplifier;
wherein the switching device is arranged to selectively couple one of the first phase shifter and the second phase shifter to the connection port of the first distributed network.
8. The phase-arrayed transceiver of claim 7 , further comprising:
an oscillator, arranged to generate a reference oscillating signal; and
a second distributed network, arranged to transmit the reference oscillating signal;
wherein both the first mixer and the second mixer receive the reference oscillating signal through the second distributed network.
9. The phase-arrayed transceiver of claim 1 , wherein the transceiving elements further include a second transceiving element, the second transceiving element comprises a second transmitting circuit and a second receiving circuit, and a third path from the antenna through the second receiving circuit to the signal processing block and a fourth path from the signal processing block through the second transmitting circuit to the antenna share at least partial signal traces of the phase-arrayed transceiver.
10. The phase-arrayed transceiver of claim 9 , wherein the first distributed network comprises a coupler having a first connection port, a second connection port, and a third connection port; the third connection port is coupled to the first connection port and the second connection port, and arranged to receive signals from or transmit signals to the signal processing block; and the at least one transceiving circuit further comprises:
a first switching device, arranged to selectively couple the first transmitting circuit or the first receiving circuit to the first connection port; and
the second transceiving circuit further comprises:
a second switching device, arranged to selectively couple the second transmitting circuit or the second receiving circuit to the second connection port.
11. A transceiving element of a phase-arrayed transceiver, comprising:
a transmitting circuit, disposed on a transmitting signal path; and
a receiving circuit, disposed on a receiving signal path;
wherein the transmitting signal path and the receiving signal path share at least a partial signal trace; and the transmitting circuit and the receiving circuit are disposed in a single chip.
12. The transceiving element of claim 11 , further comprising:
a switching device, arranged to selectively couple one of the transmitting circuit and the receiving circuit to an antenna;
wherein the switching device is disposed in the single chip.
13. The transceiving element of claim 11 , further comprising a switching device,
wherein the transmitting circuit comprises:
a phase shifter; and
a power amplifier, arranged to amplify an output of the phase shifter; and
the receiving circuit comprises:
a phase shifter; and
a low-noise amplifier, arranged to generate an output to the phase shifter;
wherein the switching device is arranged to selectively couple one of the power amplifier and the low-noise amplifier to the phase shifter.
14. The transceiving element of claim 11 , further comprising:
a switching device, arranged to selectively couple one of the transmitting circuit and the receiving circuit to a connection port of a distributed network.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/301,811 US20120294338A1 (en) | 2011-05-18 | 2011-11-22 | Phase-arrayed transceiver |
CN201210154152.8A CN102790627B (en) | 2011-05-18 | 2012-05-17 | Phase array type transceiver and transmission circuit |
TW101117839A TW201249121A (en) | 2011-05-18 | 2012-05-18 | Phase-arrayed transceiver and transceiving element of phase-arrayed transceiver |
US14/741,473 US9473195B2 (en) | 2011-05-18 | 2015-06-17 | Phase-arrayed transceiver |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201161487347P | 2011-05-18 | 2011-05-18 | |
US201161487346P | 2011-05-18 | 2011-05-18 | |
US13/301,811 US20120294338A1 (en) | 2011-05-18 | 2011-11-22 | Phase-arrayed transceiver |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/741,473 Continuation US9473195B2 (en) | 2011-05-18 | 2015-06-17 | Phase-arrayed transceiver |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120294338A1 true US20120294338A1 (en) | 2012-11-22 |
Family
ID=47155938
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/301,811 Abandoned US20120294338A1 (en) | 2011-05-18 | 2011-11-22 | Phase-arrayed transceiver |
US14/741,473 Active US9473195B2 (en) | 2011-05-18 | 2015-06-17 | Phase-arrayed transceiver |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/741,473 Active US9473195B2 (en) | 2011-05-18 | 2015-06-17 | Phase-arrayed transceiver |
Country Status (3)
Country | Link |
---|---|
US (2) | US20120294338A1 (en) |
CN (1) | CN102790627B (en) |
TW (1) | TW201249121A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8970427B2 (en) | 2011-05-18 | 2015-03-03 | Mediatek Singapore Pte. Ltd. | Phase-arrayed device and method for calibrating the phase-arrayed device |
US20150180595A1 (en) * | 2012-09-04 | 2015-06-25 | St-Ericsson Sa | Built-In Self-Test Technique for Detection of Imperfectly Connected Antenna in OFDM Transceivers |
US20150288411A1 (en) * | 2011-05-18 | 2015-10-08 | Mediatek Inc. | Phase-arrayed transceiver |
WO2016145024A1 (en) * | 2015-03-10 | 2016-09-15 | Gentex Corporation | Trainable transceiver with orientation based antenna power control |
US20170126257A1 (en) * | 2014-03-26 | 2017-05-04 | Huawei Device Co., Ltd. | Radio Frequency Front-End System, Signal Transmission Control Method, and Mobile Terminal |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105098327A (en) * | 2015-07-28 | 2015-11-25 | 陕西永诺信息科技有限公司 | GNSS (Global Navigation Satellite System) antenna array |
CN109039394A (en) * | 2018-08-07 | 2018-12-18 | 哈尔滨工业大学 | The adaptive antenna array structure of extensive antenna system |
US10886612B2 (en) * | 2018-09-17 | 2021-01-05 | Qualcomm Incorporated | Bi-directional active phase shifting |
US20200161760A1 (en) * | 2018-11-15 | 2020-05-21 | Skyworks Solutions, Inc. | Apparatus and methods for phase shifting |
US11296410B2 (en) | 2018-11-15 | 2022-04-05 | Skyworks Solutions, Inc. | Phase shifters for communication systems |
US11316489B2 (en) | 2019-08-30 | 2022-04-26 | Qualcomm Incorporated | Bidirectional variable gain amplification |
US10784636B1 (en) | 2019-10-14 | 2020-09-22 | Qualcomm Incorporated | Asymmetrical quadrature hybrid coupler |
CN113595677B (en) * | 2021-07-28 | 2023-07-25 | 湖北三江航天险峰电子信息有限公司 | Transmitting-receiving and controlling device of phased array jammer |
TW202316824A (en) | 2021-10-14 | 2023-04-16 | 財團法人工業技術研究院 | Analog beamformer in array antenna and operating method thereof |
Citations (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4635062A (en) * | 1982-03-01 | 1987-01-06 | Raytheon Company | Transceiver element for phased array antenna |
US5173703A (en) * | 1980-12-29 | 1992-12-22 | Raytheon Company | All weather strike system (AWTSS) and method of operation |
US5412414A (en) * | 1988-04-08 | 1995-05-02 | Martin Marietta Corporation | Self monitoring/calibrating phased array radar and an interchangeable, adjustable transmit/receive sub-assembly |
US6204813B1 (en) * | 1998-02-20 | 2001-03-20 | Trakus, Inc. | Local area multiple object tracking system |
US6339399B1 (en) * | 1994-06-03 | 2002-01-15 | Telefonaktiebolaget Lm Ericsson (Publ) | Antenna array calibration |
US20020154687A1 (en) * | 2001-02-28 | 2002-10-24 | Scott Bierly | Integrated beamformer/modem architecture |
US6690953B2 (en) * | 2000-02-01 | 2004-02-10 | Telefonaktiebolaget Lm Ericsson (Publ) | Calibration method for an adaptive antenna system |
WO2004025841A2 (en) * | 2002-09-10 | 2004-03-25 | Cognio, Inc. | Techniques for correcting for phase and amplitude offsets in a mimo radio device |
US20040104845A1 (en) * | 1998-02-20 | 2004-06-03 | Tks, Inc. | System, Method, and Product for Derivative-Based Wagering Racing Application |
US20040157646A1 (en) * | 1995-02-22 | 2004-08-12 | Raleigh Gregory Gene | Method and apparatus for adaptive transmission beam forming in a wireless communication system |
US20050113035A1 (en) * | 2002-10-02 | 2005-05-26 | Kenneth Kyongyop O | Single chip radio with integrated antenna |
US20050147192A1 (en) * | 2003-11-13 | 2005-07-07 | Akio Yamamoto | High frequency signal receiver and semiconductor integrated circuit |
US20050152346A1 (en) * | 1998-11-30 | 2005-07-14 | Broadcom Corporation | Network telephony system |
US20060237830A1 (en) * | 2002-04-30 | 2006-10-26 | Tadatoshi Danno | Semiconductor device and electronic device |
US20070047560A1 (en) * | 2005-08-31 | 2007-03-01 | Accton Technology Corporation | Wireless bridge with beam-switching antenna arrays and method thereof |
US20070104259A1 (en) * | 2000-01-05 | 2007-05-10 | Advanced Micro Devices, Inc. | System and method for concurrent wireless voice and data communications |
US20070135168A1 (en) * | 2005-12-08 | 2007-06-14 | Accton Technology Corporation | Wireless network apparatus and method of channel allocation for respective radios |
US20070173209A1 (en) * | 2006-01-23 | 2007-07-26 | Lg Electronics Inc. | Radio frequency signal transmission/reception apparatus and radio frequency signal trasmission/reception method |
US20080139132A1 (en) * | 2006-12-06 | 2008-06-12 | Meng-An Pan | Method and system for a linearized transmitter including a power amplifier |
US20080274710A1 (en) * | 2003-04-07 | 2008-11-06 | Bellow Bellows Llc | Wireless transmitter receiver |
US7486223B2 (en) * | 2004-06-21 | 2009-02-03 | Fujitsu Ten Limited | Radar apparatus |
US20090115549A1 (en) * | 2007-11-07 | 2009-05-07 | Airoha Technology Corp. | Front-end circuit of the wireless transceiver |
US20090273517A1 (en) * | 2008-05-01 | 2009-11-05 | Emag Technologies, Inc. | Vertically integrated electronically steered phased array and method for packaging |
US20090290517A1 (en) * | 2008-05-21 | 2009-11-26 | Rao Sudarshan A | Calibrating radiofrequency paths of a phased-array antenna |
US20100093282A1 (en) * | 2008-10-15 | 2010-04-15 | Nokia Siemens Networks Oy | MULTI-TRANSCEIVER ARCHITECTURE FOR ADVANCED Tx ANTENNA MONITORING AND CALIBRATION IN MIMO AND SMART ANTENNA COMMUNICATION SYSTEMS |
US20100099366A1 (en) * | 2002-04-22 | 2010-04-22 | Ipr Licensing, Inc. | Multiple-input multiple-output radio transceiver |
US20100164629A1 (en) * | 2006-12-06 | 2010-07-01 | Arya Behzad | Method and system for a highly efficient power amplifier utilizing dynamic baising and predistortion |
US20110019723A1 (en) * | 2009-07-24 | 2011-01-27 | Texas Instruments Incorporated | Multiple-input multiple-output wireless transceiver architecture |
US20110254754A1 (en) * | 2008-02-29 | 2011-10-20 | Research In Motion Limited | Mobile wireless communications device with selective load switching for antennas and related methods |
US20110274146A1 (en) * | 2010-05-09 | 2011-11-10 | Hsiao-Ting Huang | Antenna and multi-input multi-output communication device using the same |
US20120142280A1 (en) * | 2010-07-01 | 2012-06-07 | Blue Danube Labs, Inc. | Low cost, active antenna arrays |
US8213872B2 (en) * | 2007-12-19 | 2012-07-03 | Rambus Inc. | Technique for low-power operation of a wireless device |
US20120293362A1 (en) * | 2011-05-18 | 2012-11-22 | Chuan-Kang Liang | Phase-arrayed device and method for calibrating the phase-arrayed device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4791421A (en) | 1986-09-10 | 1988-12-13 | Westinghouse Electric Corp. | Transmit-receive module for phased-array antennas |
US5128683A (en) | 1991-04-16 | 1992-07-07 | General Electric Company | Radar system with active array antenna, elevation-responsive PRF control, and beam multiplex control |
US5276452A (en) | 1992-06-24 | 1994-01-04 | Raytheon Company | Scan compensation for array antenna on a curved surface |
US6252542B1 (en) | 1998-03-16 | 2001-06-26 | Thomas V. Sikina | Phased array antenna calibration system and method using array clusters |
EP1161799B1 (en) | 1999-03-12 | 2002-08-28 | Siemens Aktiengesellschaft | Transmitter-receiver |
CA2405143A1 (en) | 2000-04-07 | 2001-10-18 | The Chief Controller, Research And Development | Transmit/receiver module for active phased array antenna |
JP2007043289A (en) | 2005-08-01 | 2007-02-15 | Toshiba Corp | Amplifier circuit, filter employing the same and wireless communication apparatus |
CN101207399B (en) * | 2006-12-06 | 2014-06-04 | 美国博通公司 | Method and system for controlling circuit in an emitter |
US8248302B2 (en) * | 2008-05-12 | 2012-08-21 | Mediatek Inc. | Reflection-type phase shifter having reflection loads implemented using transmission lines and phased-array receiver/transmitter utilizing the same |
WO2010120756A1 (en) * | 2009-04-13 | 2010-10-21 | Viasat, Inc. | Active phased array architecture |
US20120294338A1 (en) * | 2011-05-18 | 2012-11-22 | Jing-Hong Conan Zhan | Phase-arrayed transceiver |
US9088448B2 (en) | 2011-11-11 | 2015-07-21 | Mediatek Singapore Pte. Ltd. | Phased array device and calibration method therefor |
-
2011
- 2011-11-22 US US13/301,811 patent/US20120294338A1/en not_active Abandoned
-
2012
- 2012-05-17 CN CN201210154152.8A patent/CN102790627B/en active Active
- 2012-05-18 TW TW101117839A patent/TW201249121A/en unknown
-
2015
- 2015-06-17 US US14/741,473 patent/US9473195B2/en active Active
Patent Citations (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5173703A (en) * | 1980-12-29 | 1992-12-22 | Raytheon Company | All weather strike system (AWTSS) and method of operation |
US4635062A (en) * | 1982-03-01 | 1987-01-06 | Raytheon Company | Transceiver element for phased array antenna |
US5412414A (en) * | 1988-04-08 | 1995-05-02 | Martin Marietta Corporation | Self monitoring/calibrating phased array radar and an interchangeable, adjustable transmit/receive sub-assembly |
US6339399B1 (en) * | 1994-06-03 | 2002-01-15 | Telefonaktiebolaget Lm Ericsson (Publ) | Antenna array calibration |
US20040157646A1 (en) * | 1995-02-22 | 2004-08-12 | Raleigh Gregory Gene | Method and apparatus for adaptive transmission beam forming in a wireless communication system |
US20040104845A1 (en) * | 1998-02-20 | 2004-06-03 | Tks, Inc. | System, Method, and Product for Derivative-Based Wagering Racing Application |
US6204813B1 (en) * | 1998-02-20 | 2001-03-20 | Trakus, Inc. | Local area multiple object tracking system |
US20050152346A1 (en) * | 1998-11-30 | 2005-07-14 | Broadcom Corporation | Network telephony system |
US20070104259A1 (en) * | 2000-01-05 | 2007-05-10 | Advanced Micro Devices, Inc. | System and method for concurrent wireless voice and data communications |
US6690953B2 (en) * | 2000-02-01 | 2004-02-10 | Telefonaktiebolaget Lm Ericsson (Publ) | Calibration method for an adaptive antenna system |
US20020154687A1 (en) * | 2001-02-28 | 2002-10-24 | Scott Bierly | Integrated beamformer/modem architecture |
US20100099366A1 (en) * | 2002-04-22 | 2010-04-22 | Ipr Licensing, Inc. | Multiple-input multiple-output radio transceiver |
US20060237830A1 (en) * | 2002-04-30 | 2006-10-26 | Tadatoshi Danno | Semiconductor device and electronic device |
US20040219892A1 (en) * | 2002-09-10 | 2004-11-04 | Chandra Vaidyanathan | Techniques for correcting for phase and amplitude offsets in a mimo radio device |
WO2004025841A2 (en) * | 2002-09-10 | 2004-03-25 | Cognio, Inc. | Techniques for correcting for phase and amplitude offsets in a mimo radio device |
US20050113035A1 (en) * | 2002-10-02 | 2005-05-26 | Kenneth Kyongyop O | Single chip radio with integrated antenna |
US20080274710A1 (en) * | 2003-04-07 | 2008-11-06 | Bellow Bellows Llc | Wireless transmitter receiver |
US20050147192A1 (en) * | 2003-11-13 | 2005-07-07 | Akio Yamamoto | High frequency signal receiver and semiconductor integrated circuit |
US7486223B2 (en) * | 2004-06-21 | 2009-02-03 | Fujitsu Ten Limited | Radar apparatus |
US20070047560A1 (en) * | 2005-08-31 | 2007-03-01 | Accton Technology Corporation | Wireless bridge with beam-switching antenna arrays and method thereof |
US20070135168A1 (en) * | 2005-12-08 | 2007-06-14 | Accton Technology Corporation | Wireless network apparatus and method of channel allocation for respective radios |
US20070173209A1 (en) * | 2006-01-23 | 2007-07-26 | Lg Electronics Inc. | Radio frequency signal transmission/reception apparatus and radio frequency signal trasmission/reception method |
US20080139132A1 (en) * | 2006-12-06 | 2008-06-12 | Meng-An Pan | Method and system for a linearized transmitter including a power amplifier |
US20100164629A1 (en) * | 2006-12-06 | 2010-07-01 | Arya Behzad | Method and system for a highly efficient power amplifier utilizing dynamic baising and predistortion |
US20090115549A1 (en) * | 2007-11-07 | 2009-05-07 | Airoha Technology Corp. | Front-end circuit of the wireless transceiver |
US8213872B2 (en) * | 2007-12-19 | 2012-07-03 | Rambus Inc. | Technique for low-power operation of a wireless device |
US20110254754A1 (en) * | 2008-02-29 | 2011-10-20 | Research In Motion Limited | Mobile wireless communications device with selective load switching for antennas and related methods |
US20090273517A1 (en) * | 2008-05-01 | 2009-11-05 | Emag Technologies, Inc. | Vertically integrated electronically steered phased array and method for packaging |
US20090290517A1 (en) * | 2008-05-21 | 2009-11-26 | Rao Sudarshan A | Calibrating radiofrequency paths of a phased-array antenna |
US20100093282A1 (en) * | 2008-10-15 | 2010-04-15 | Nokia Siemens Networks Oy | MULTI-TRANSCEIVER ARCHITECTURE FOR ADVANCED Tx ANTENNA MONITORING AND CALIBRATION IN MIMO AND SMART ANTENNA COMMUNICATION SYSTEMS |
US20110019723A1 (en) * | 2009-07-24 | 2011-01-27 | Texas Instruments Incorporated | Multiple-input multiple-output wireless transceiver architecture |
US20110274146A1 (en) * | 2010-05-09 | 2011-11-10 | Hsiao-Ting Huang | Antenna and multi-input multi-output communication device using the same |
US20120142280A1 (en) * | 2010-07-01 | 2012-06-07 | Blue Danube Labs, Inc. | Low cost, active antenna arrays |
US20120293362A1 (en) * | 2011-05-18 | 2012-11-22 | Chuan-Kang Liang | Phase-arrayed device and method for calibrating the phase-arrayed device |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8970427B2 (en) | 2011-05-18 | 2015-03-03 | Mediatek Singapore Pte. Ltd. | Phase-arrayed device and method for calibrating the phase-arrayed device |
US20150288411A1 (en) * | 2011-05-18 | 2015-10-08 | Mediatek Inc. | Phase-arrayed transceiver |
US9473195B2 (en) * | 2011-05-18 | 2016-10-18 | Mediatek Inc. | Phase-arrayed transceiver |
US20150180595A1 (en) * | 2012-09-04 | 2015-06-25 | St-Ericsson Sa | Built-In Self-Test Technique for Detection of Imperfectly Connected Antenna in OFDM Transceivers |
US9577769B2 (en) * | 2012-09-04 | 2017-02-21 | Optis Circuit Technology, Llc | Built-in self-test technique for detection of imperfectly connected antenna in OFDM transceivers |
US20170126257A1 (en) * | 2014-03-26 | 2017-05-04 | Huawei Device Co., Ltd. | Radio Frequency Front-End System, Signal Transmission Control Method, and Mobile Terminal |
US9948328B2 (en) * | 2014-03-26 | 2018-04-17 | Huawei Device (Dongguan) Co., Ltd. | Radio frequency front-end system, signal transmission control method, and mobile terminal |
WO2016145024A1 (en) * | 2015-03-10 | 2016-09-15 | Gentex Corporation | Trainable transceiver with orientation based antenna power control |
US9836956B2 (en) | 2015-03-10 | 2017-12-05 | Gentex Corporation | Trainable transceiver with orientation based antenna power control |
Also Published As
Publication number | Publication date |
---|---|
US20150288411A1 (en) | 2015-10-08 |
CN102790627B (en) | 2016-01-20 |
TW201249121A (en) | 2012-12-01 |
US9473195B2 (en) | 2016-10-18 |
CN102790627A (en) | 2012-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9473195B2 (en) | Phase-arrayed transceiver | |
US8340606B2 (en) | Doherty amplifier and transmitter using mixer | |
US9329259B2 (en) | Concurrent multiband transceiver | |
JP2007081646A (en) | Transmitting/receiving device | |
EP2090896A2 (en) | Quadrature rader apparatus | |
US10079702B2 (en) | Front-end module and coupling compensation for closed-loop digital pre-distortion system | |
US9294178B2 (en) | Method and apparatus for transceiving for beam forming in wireless communication system | |
US10476157B1 (en) | Turnable passive phase shifter | |
US8742981B2 (en) | Microstrip coupler combining transmit-receive signal separation and differential to single ended conversion | |
CN105680896A (en) | Communication circuit for communication function and electronic device including the same | |
EP3347996B1 (en) | Analog processing system for massive-mimo | |
US8970427B2 (en) | Phase-arrayed device and method for calibrating the phase-arrayed device | |
JPWO2011078029A1 (en) | Array antenna device that minimizes wiring distance to antenna element | |
US9106314B2 (en) | Concurrent multiband transceiver | |
US9606221B2 (en) | Circuit arrangement for a front end of an FMCW radar transceiver, FMCW radar transceiver and method for operation | |
JP5702722B2 (en) | Dual mode mixer | |
US8036627B2 (en) | Bidirectional frequency mixer, radiofrequency transceiver system including such a mixer | |
CN115152151A (en) | Multi-band transmitter | |
US8417192B2 (en) | Radio frequency (RF) transceiver | |
CN113507290B (en) | Bidirectional multi-polarization mode transceiving system and transceiving method thereof | |
EP3651368B1 (en) | Band sharing technique of receiver | |
US20100080204A1 (en) | Wlan transceiving system | |
KR101205720B1 (en) | Apparatus for transmitting/receiving signal in communication system | |
US20200403628A1 (en) | Systems for transporting externally received signals within a motor vehicle | |
KR100676843B1 (en) | Apparatus for time division dupexing switch |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MEDIATEK INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHAN, JING-HONG CONAN;LIANG, CHUAN-KANG;YU, TI-KU;AND OTHERS;SIGNING DATES FROM 20111107 TO 20111108;REEL/FRAME:027269/0689 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |