US20130067743A1 - Lead frame design to improve reliability - Google Patents
Lead frame design to improve reliability Download PDFInfo
- Publication number
- US20130067743A1 US20130067743A1 US13/677,547 US201213677547A US2013067743A1 US 20130067743 A1 US20130067743 A1 US 20130067743A1 US 201213677547 A US201213677547 A US 201213677547A US 2013067743 A1 US2013067743 A1 US 2013067743A1
- Authority
- US
- United States
- Prior art keywords
- lead
- notch
- lead frame
- metal plate
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49582—Metallic layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01002—Helium [He]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor
- Y10T29/49171—Assembling electrical component directly to terminal or elongated conductor with encapsulating
Definitions
- the application is directed, in general, to electronic device packages and their method of manufacture and, more specifically, to lead frame designs for device packages.
- Wire-bonded lead frame packages often incorporate metal plating on the package's leads to provide a surface that is compatible with the wire bonding. In some cases, however, these packages have poorer-than-expected reliability.
- One embodiment of the disclosure is a method of manufacturing an electronic device package.
- the method comprises providing a lead frame, the lead frame having a plurality of leads attached thereto.
- the method also comprises forming a notch in at least one of said leads.
- the notch includes at least one reentrant angle of greater than 180 degrees.
- the notch is located distal to a pre-defined separation region of the lead.
- Still another embodiment of the disclosure is an electronic device package.
- the package comprises a lead frame having at least one lead with a notch.
- the notch includes at least one reentrant angle of greater than 180 degrees and the notch is located distal to a cut end of the lead.
- FIG. 1A presents a plan view of an example lead frame of at a stage of manufacture in accordance with the disclosure
- FIG. 1B presents a plan view of an example design layout for an example lead frame of the disclosure
- FIG. 2 presents a plan view of an example lead at a stage of manufacture in accordance with the disclosure
- FIG. 3 presents a perspective view of an example lead at a stage of manufacture in accordance with the disclosure
- FIG. 4A presents a plan view of an example lead at a stage of manufacture in accordance with the disclosure
- FIG. 4B presents a plan view of an example lead at a stage of manufacture in accordance with the disclosure
- FIG. 4C presents a plan view of an example lead at a stage of manufacture in accordance with the disclosure
- FIG. 5 presents a perspective view of an example lead and lead frame at a stage of manufacture in accordance with the disclosure
- FIG. 6 presents a perspective view of an example lead and lead frame at a stage of manufacture in accordance with the disclosure
- FIG. 7 presents a plan view of an example lead frame and electronic device package at a stage of manufacture in accordance with the disclosure
- FIG. 8 presents a plan view of an example lead frame and electronic device package at a stage of manufacture in accordance with the disclosure
- FIG. 9 presents a plan view of an example lead frame and electronic device package at a stage of manufacture in accordance with the disclosure.
- FIG. 10 presents a perspective view example electronic device package of the disclosure.
- Certain metals used to plate lead frames can be susceptible to electrochemical migration when an external voltage bias is applied across two or more leads. Electrochemical migration can cause to short circuits in the lead frame package, and, therefore reduce the reliability of the package. It is therefore desirable to prevent having such metals exposed in the finally assembled package. For certain lead frame packages, however, it is possible for these plated metals to become freshly exposed when the ends of the leads are severed from the lead frame. Nevertheless, because the ends of the leads are designed to be passivated with solder (e.g., Pb-containing solder) when attached to the printed circuit board (PCB), any freshly exposed plated metal on the leads prior to exposure to solder is not expected to pose a reliability risk.
- solder e.g., Pb-containing solder
- the plated metal that is freshly exposed during the severing of leads can become the sites of the rapid growth of metal formations, commonly referred to as “whiskers.”
- the whiskers can rapidly form and grow even without the application of an external voltage bias, and, can occur prior to PCB and Pb-solder attachment.
- metal whiskers can cause device failure in several different ways. Metal whiskers may not be passivated by the Pb-solder during PCB attachment, and therefore may continue to grow, or, undergo electrochemical migration, which of which can result in a short circuit that causes device failure. Metal whiskers may fracture and separate from a lead, e.g., as a result of handling during PCB assembly, and land on part of the PCB that is not exposed to Pb-solder. Subsequent handling could dislodge the whisker which could then cause a short circuit resulting in device failure. Metal whiskers may fracture and separate from a lead and contaminate the test hardware used to test device PCB assembly and packaging, thereby causing the test hardware to operate incorrectly.
- the present disclosure mitigates metal whisker formation by preventing the metal plate from being freshly exposed when the leads are severed.
- metal plating can unintentionally occur underneath a plating mask. Consequently, a thin layer of metal plating can extend underneath the plating mask to the region of the lead that is designed to be cut when the leads are severed from the lead frame.
- introducing a notch in a lead in the vicinity of where the plating mask overlaps with the lead can help prevent the metal plating from extending underneath the plating mask. Because there is no metal plating in the region of the lead that is cut when the leads are severed from the lead frame, metal whiskers are not formed.
- FIGS. 1A-9 present perspective, plan and cross-sectional views of an example device package 100 at selected stages of manufacture.
- FIG. 1A presents a plan view of an example lead frame 105 which is provided as part of the method.
- the lead frame 105 has a plurality of leads 110 .
- One of ordinary skill in the art would be familiar with the processes to manufacture a variety of lead frames types. For instance, one skilled in the art would be familiar with techniques (e.g., photolithography) to define a design layout 115 ( FIG. 1B ) on a metal sheet 120 (e.g., copper or aluminum), and, how to remove parts of the metal sheet 120 outside of the design layout 115 (e.g., stamping or etching) to form the lead frame 105 and leads 110 ( FIG. 1A ).
- techniques e.g., photolithography
- the lead frame 105 can be configured as a quad flat pack (QFP) type lead frame.
- QFP quad flat pack
- other configurations of the lead frame 110 include fusion quad type lead frames, lead frames appropriate for plastic dual in-line integrated circuit packages (PDIP), small outline integrated circuits (SOICs), thin QFPs (TQFPs), low profile QFPs (LPQFPs), small shrink outline plastic packages (SSOP), thin SSOPs (TSSOPs), thin very small-outline packages (TVSOPs), or, other types of lead-containing lead frame packages.
- PDIP plastic dual in-line integrated circuit packages
- SOICs small outline integrated circuits
- TQFPs thin QFPs
- LPQFPs low profile QFPs
- SSOP small shrink outline plastic packages
- TSSOPs thin SSOPs
- TVSOPs thin very small-outline packages
- FIG. 2 presents a higher magnification plan view (corresponding the structure shown within region 2 in FIG. 1 ) to show the detailed features for one of the plurality of leads 110 of the example lead frame 105 in FIG. 1 .
- FIG. 3 presents a perspective view corresponding to the plan view of FIG. 2 , e.g., along view line A-A, in FIG. 3 .
- a cross-section view along view line B-B would be substantially the same as the plan view shown in FIG. 2 .
- the leads 110 may be asymmetrically dimensioned along these two view lines.
- FIGS. 2 and 3 show the package 100 after forming a notch 205 in at least one of the plurality of leads 110 .
- the notch 205 includes at least at least one reentrant angle 210 of greater than 180 degrees.
- the notch 205 is located distal to a pre-defined separation region 215 of the lead 110 .
- the notch 205 can be formed as part of the process to manufacture the lead frames 105 .
- the notch can be included in the design layout 115 formed on the metal sheet 120 and then formed as part of removing parts of the metal sheet outside of the design layout 115 ( FIG. 1B ).
- a lead frame 105 prefabricated with notch-less leads 110 , is further processed to form the notch 205 in the at least one lead 110 .
- one or more of the leads 110 can be subject to mechanical or laser cutting, similar to that used to cut the metal sheet 120 , to form the notch 205 .
- reentrant angle 210 refers to as an interior angle on an outer surface 220 of the lead 110 where the apex 225 of the angle 210 faces into the interior of the lead 110 .
- pre-defined separation region 215 refers to that portion of the lead 110 that is designed to be cut in order to isolate the lead 110 from other parts of the lead frame 105 (e.g., mounting portion 125 , FIG. 1A ).
- a notch 205 in each one of the leads 110 .
- a notch-less lead adjacent to one or more notched leads, could have reduced whisker formation.
- the high electric field associated with the notches in the notched leads could cause reduced metal plating in the pre-defined separation region 215 of an adjacent notch-less lead.
- the notch 205 to circumscribe lateral dimensions (e.g., a thickness 310 and width 315 ) of the lead 110 which are perpendicular to a long dimension 320 of the lead 110 . That is, the notch 205 goes all the way around the lead 110 , thereby providing a high electric field strength that is uniform all the way around the notch 205 of the lead 110 when a bias voltage is applied to the lead frame 105 .
- the notch 205 when the lead 110 has a rectangular shape, the notch 205 can be formed in both the thickness and width dimensions 310 , 315 .
- the notch 205 can be in the cylindrical dimension perpendicular (not shown) to the long dimension 320 of the lead 110 .
- forming the notch 205 on only one side or two sides of the lead 110 can still help to deter whisker formation.
- forming notches 205 in the thickness dimension 310 and covering the width dimension 315 with a mask can deter metal plating in the pre-defined separation region 215 , and hence reduce the chances of whisker formation.
- the high electric field associated with the notch 205 may draw a sufficient amount of current to the notch 205 so as to reduce metal plating in the pre-defined separation region 215 , even though the notch 205 is only present on one side of the lead 110 .
- Additionally such configuration can be advantageous when having the notch 205 circumscribe the lateral dimensions 310 , 315 would mechanically weaken the lead 110 to an excessive degree.
- forming the notch 205 includes forming an opening 230 in the lead 110 .
- the opening 230 protrudes inward relative to an outer surface 220 of the lead 110 .
- the notch can be formed so as to protrude outward.
- FIG. 4A presents a plan view analogous to that shown in FIG. 2 , showing an example embodiment of a notch 205 formed by the method where the notch 205 has a step 410 that protrudes outward from the outer surface 235 of the lead 110 .
- the rectangular-shaped step 410 has two reentrant angles 210 in the plane of the lead 110 that is depicted in FIG. 4A .
- FIG. 4B-4C show plan views analogous to the view shown in FIG. 2 , of other example notch shapes.
- the notch 205 can include a wedge-shaped opening 230 , here shown with a single reentrant angle 210 .
- the notch 205 can include an opening 230 and a step 410 , e.g., on different sides of the lead 110 .
- additional reentrant angles 210 can be formed by having one or more secondary-openings 420 within the opening 230 or within the step 410 of the notch 205 . Based on the present disclosure one skilled in the art would understand how the notch could be formed with a variety of opening or step shapes and combinations thereof.
- the method can further include masking portions of the lead frame in preparation for electroplating.
- FIG. 5 presents a perspective view analogous to that shown in FIG. 3 , showing the lead frame 105 after being placed between first and second plating mask layers 510 , 515 .
- a semi-transparent view of the mask layers 510 , 515 is presented so that underlying structures of the lead frame 105 are visible.
- the mask layers 510 , 515 are composed of a rigid insulating material such as a hard plastic or rubber.
- a proximal edge 520 (e.g., the edge proximal to the center of the lead frame 105 ) of the notch 205 is preferably adjacent to an outer edge 525 of at least one of the, and more preferably both, edges 525 , 527 , of the plating mask layers 510 , 515 .
- a mismatching distance 530 between the proximal edge 520 and the edges 525 , 527 , of the plating mask layers 510 , 515 is less than about 10 percent of a total length 535 of the notch 205 .
- a distal edge 540 of the notch 205 is not covered by the plating mask layers 510 , 515 .
- FIG. 6 shows the lead frame 105 of FIG. 5 after electro-depositing a metal plate 610 (e.g., silver plating) on portions the lead 110 not covered by the first and second plating mask layers 510 , 515 .
- a metal plate 610 e.g., silver plating
- electro-depositing the metal plate 610 includes placing the lead frame 105 and plating mask layers 510 , 515 in a metal plating solution and applying a voltage bias to the lead frame 105 .
- the lead frame 105 and mask layers 510 , 515 are placed in a metal plating solution containing silver cations, and a negative voltage of about ⁇ 0.9 Volts or greater is applied to the lead frame 105 until the desired thickness 625 of metal plating 610 is obtained.
- the voltage bias applied to the lead frame 105 is in a range of about ⁇ 1 to ⁇ 25 Volts.
- metal plate formation is driven by the strength of the electric field on the lead's surface. Due to the presence of the reentrant angle or angles 210 ( FIG. 2 ) the electric field in the vicinity of the notch 205 will be higher than on other regions of the lead 110 . Therefore, a relatively larger amount of electric current goes to the notch 205 as compared to other portions of the lead 110 . This, in turn, will tends to draw more metal ions to the notch 205 , and thereby prevent, or at least reduce, metal ions from plating in a proximal region 630 of the lead 110 (relative to the central portion of the lead frame 105 ) covered by the plating mask layer 510 , 515 .
- a first thickness 620 of the metal plate 610 located directly over the notch 205 is greater than a second thickness 625 of the metal plate 610 located over a terminal portion 640 of the lead 110 that is distal to the notch 205 .
- this is in contrast to a lead frame having only notch-less leads, where some metal ions can be electro-plated under the mask layers 510 , 515 ( FIG. 5 ) and in the pre-defined separation region 215 .
- FIG. 7 shows a lower magnification plan view of the lead frame 105 of the package 100 analogous to that shown FIG. 1A , after performing the method steps described in the context of FIGS. 2-6 , and after removing the lead frame 105 from between the mask layer 510 , 515 , following the deposition of the metal plate 610 .
- FIG. 7 illustrates an embodiment in which a plurality of leads 110 were treated according to the method steps described in the context of FIGS. 2-6 .
- the notches 205 ( FIG. 2 ) of the leads 110 are covered by the metal plating 610 , and, due to the presence of the notch 205 , the metal plating 610 is distal to the pre-defined separation region 215 .
- FIG. 8 show the package 100 of FIG. 7 , after attaching an electronic device 810 to the device mounting portion 125 of the lead frame 105 as part of the package's 100 manufacture.
- the electronic device 810 comprising one or more integrated circuits can be bonded to the mounting portion 125 using an adhesive glue.
- FIG. 8 further shows the package 100 after bonding a wire 830 (e.g., gold wire) from a landing pad 840 of the electronic device 810 to the portion of lead 110 covered with the metal plate 610 .
- the wire 830 facilitates the electrical interconnection of the electronic device 810 to other devices (not shown) of, or external to, the package 100 .
- a plurality of wire bonds are formed between the landing pads 840 and leads 110 , but for clarity, only a few connections are depicted.
- FIG. 8 also shows the package 100 after covering the electronic device 810 and the mounting portion 125 of the lead frame 105 with an insulating mold 850 .
- a fluid mold 850 e.g., organic resin or a ceramic material
- the mold 850 can protect the device 810 from exposure damaging environments and can mechanically stabilize the various components of the package 100 .
- FIG. 9 shows the package 100 of FIG. 8 after severing the leads 110 from the device mounting portion 125 of the lead frame 105 by cutting within the pre-defined separation regions 215 of the leads 110 .
- Severing can be accomplished by mechanical sawing, laser cutting or other procedures well know to those skilled in the art. Similar procedures may be performed simultaneous, or in separate steps, to sever other portions of the lead frame 105 , such as handling bars or other support structures (now shown).
- FIG. 10 shows a perspective detailed view, analogous to the views shown in FIGS. 3 , 5 , and 6 , of an example package 100 of the disclosure.
- the same reference numbers are used to label features that are common to the embodiments of FIGS. 1-9 .
- the metal plate 610 is depicted as semi-transparent, and, the mold 950 ( FIG. 9 ) is not depicted.
- FIG. 10 shows the example package 100 after performing the steps described in the context of FIGS. 1-9 .
- the package 100 may comprise the lead frame 105 prior to any one, or all, of the method steps described in the context of FIGS. 5-9 .
- the electronic device package 100 comprises a lead frame 105 having at least one lead 110 with a notch 205 that includes at least one reentrant angle 210 ( FIG. 2 ) of greater than 180 degrees.
- the notch 205 is located distal to a cut end 1010 of the lead 110 , e.g., an end 1010 of the lead 110 severed from other portions 1020 of the lead frame 105 such as described in the context of FIG. 9 (e.g., the mounting portion 125 , FIG. 8 ).
- each of a plurality of leads 110 of the lead frame 105 includes the notch 205 ( FIG. 2 ).
- the notch 205 circumscribes lateral dimensions 310 , 315 of the lead 110 , the lateral dimensions 310 , 315 being perpendicular to a long dimension 320 of the lead ( FIG. 3 ).
- the notch 205 can include a rectangular-shaped opening 230 in a outer surface 220 of the lead 110 and have at least two reentrant angles 210 ( FIG. 2 ).
- the notch 205 can include a wedge-shaped opening, a step structure 410 that protrudes outward from the surface 220 , or combinations thereof, and, the notch 205 can have one or more reentrant angles 210 ( FIGS. 4A-C ). Based on the present disclosure, one skilled in the art would appreciate the variety of other shapes that the notch 205 could have in order to promote having a high electric field strength in the notch region, as discussed elsewhere herein.
- the dimensions of the notch 205 reflect a balance between several factors.
- the notch's size should be sufficiently large to promote a high electric field strength in the vicinity of the notch 205 .
- the notch's size should be small enough to leave the lead 110 with sufficient mechanical strength to undergo the manufacturing steps and end-use handling without breaking. For instance, too large an opening 230 could render the lead 110 too fragile to handle during the package's manufacture or end-use.
- the notch's size should be sufficiently large to be conducive to controlling the notch's manufacture so that the same-sized notch is reproducibly formed among the leads of a single package, or between packages.
- the notch has an opening with a depth into the lead which does not exceed about percent of a total lateral dimension of the notch-less portions of the lead.
- the depth 1020 of the notch's 205 opening 230 in the width dimension 310 preferably does not exceed about 25 percent of the lead's total width 1025 .
- the depth 1030 of the notch's opening 230 in the thickness dimension 315 also does not exceed about 25 percent of the lead's total thickness 1035 . Consequently, for notches 205 that circumscribe the lateral dimensions 310 , 315 (e.g. FIG. FIG.
- the depth 1020 , 1030 of the opening 230 ranges from about 5 to 25 percent, and more preferably about 10 to 15 percent, of the total lateral dimensions 310 315 (e.g., the total width 1025 and total thickness 1035 ) of the lead 110 .
- a lead 110 that has a total width 1025 and total thickness 1035 that are each about 0.4 mm in notch-less portions of the lead 110 .
- the depth of the opening 230 (e.g., width depth 1020 and thickness depth 1030 ) can be 0.1 mm on each side of the lead 110 .
- a lead 110 with a smaller total width and thickness 1025 , 1035 e.g., about 0.1 mm.
- the lead 110 can have a smaller opening 230 (e.g., depth of the 1020, 1030 of about 0.01 mm) to preserve the lead's strength.
- the opening 230 it is also advantageous for the opening 230 to be long so as to avoid the electric field from bridging across the notch 205 and thereby reduce the strength of the field in the vicinity of the notch 205 . It is also desirable however for the opening's length 535 not to be so long as to cause the lead 110 lose stability or to not having a high field throughout the entire length of the notch 205 .
- the opening 230 has a length 535 equal to about 1.5 to 2.5 times the depth 1020 , 1030 of the opening 230 .
- the length 535 of the opening preferably ranges from about 0.06 mm to 0.08 mm.
- a terminal portion 640 of the lead 110 that is distal to the notch 205 and the notch 205 itself are preferably both covered with a metal plate 610 .
- the 110 lead comprises, or in some cases, consists essentially of, copper (e.g., 99 wt % copper or more) and the metal plate 610 comprises, or in some cases, consists essentially of, silver (e.g., 99 wt % or more silver).
- a first thickness 620 the metal plate 610 located directly over the notch 205 is greater (e.g., from about 10 to 100 percent greater) than a second thickness 625 of the metal plate 610 located directly over the terminal portion 630 of the lead 110 ( FIG. 6 ).
- the first thickness 620 can be about 55 to 100 microns.
- the package 100 can further include an electronic device 810 mounted to a mounting portion 125 of the lead frame 110 .
- the mounting portion 125 is separated from the lead 110 or (leads 110 ).
- a portion of the lead proximal 640 to the mounting portion is substantially free of metal plating (e.g., the first thickness 620 the metal plate 610 is less than about 1 micron).
- the package 100 can also include wires 830 bonded from landing pads 840 of the electronic device and to a metal plate 125 covered portion of the lead 110 (e.g., the notch 205 , the terminal portion 630 or both).
- the package 100 can also include an insulating mold 850 covering the electronic device 810 and the mounting portion 125 of the lead frame 110 .
Abstract
Description
- This application is a Divisional of U.S. application Ser. No. 12/486,592 filed on Jun. 17, 2009, to Larry W. Golick, et al., entitled “LEAD FRAME DESIGN TO IMPROVE RELIABILITY,” currently allowed; commonly assigned with the present invention and incorporated herein by reference.
- The application is directed, in general, to electronic device packages and their method of manufacture and, more specifically, to lead frame designs for device packages.
- Wire-bonded lead frame packages often incorporate metal plating on the package's leads to provide a surface that is compatible with the wire bonding. In some cases, however, these packages have poorer-than-expected reliability.
- One embodiment of the disclosure is a method of manufacturing an electronic device package. The method comprises providing a lead frame, the lead frame having a plurality of leads attached thereto. The method also comprises forming a notch in at least one of said leads. The notch includes at least one reentrant angle of greater than 180 degrees. The notch is located distal to a pre-defined separation region of the lead.
- Still another embodiment of the disclosure is an electronic device package. The package comprises a lead frame having at least one lead with a notch. The notch includes at least one reentrant angle of greater than 180 degrees and the notch is located distal to a cut end of the lead.
- The various embodiments can be understood from the following detailed description, when read with the accompanying figures. Various features may not be drawn to scale and may be arbitrarily increased or reduced in size for clarity of discussion. Reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
-
FIG. 1A presents a plan view of an example lead frame of at a stage of manufacture in accordance with the disclosure -
FIG. 1B presents a plan view of an example design layout for an example lead frame of the disclosure; -
FIG. 2 presents a plan view of an example lead at a stage of manufacture in accordance with the disclosure; -
FIG. 3 presents a perspective view of an example lead at a stage of manufacture in accordance with the disclosure; -
FIG. 4A presents a plan view of an example lead at a stage of manufacture in accordance with the disclosure; -
FIG. 4B presents a plan view of an example lead at a stage of manufacture in accordance with the disclosure; -
FIG. 4C presents a plan view of an example lead at a stage of manufacture in accordance with the disclosure; -
FIG. 5 presents a perspective view of an example lead and lead frame at a stage of manufacture in accordance with the disclosure; -
FIG. 6 presents a perspective view of an example lead and lead frame at a stage of manufacture in accordance with the disclosure; -
FIG. 7 presents a plan view of an example lead frame and electronic device package at a stage of manufacture in accordance with the disclosure; -
FIG. 8 presents a plan view of an example lead frame and electronic device package at a stage of manufacture in accordance with the disclosure; -
FIG. 9 presents a plan view of an example lead frame and electronic device package at a stage of manufacture in accordance with the disclosure; and -
FIG. 10 presents a perspective view example electronic device package of the disclosure. - Certain metals used to plate lead frames can be susceptible to electrochemical migration when an external voltage bias is applied across two or more leads. Electrochemical migration can cause to short circuits in the lead frame package, and, therefore reduce the reliability of the package. It is therefore desirable to prevent having such metals exposed in the finally assembled package. For certain lead frame packages, however, it is possible for these plated metals to become freshly exposed when the ends of the leads are severed from the lead frame. Nevertheless, because the ends of the leads are designed to be passivated with solder (e.g., Pb-containing solder) when attached to the printed circuit board (PCB), any freshly exposed plated metal on the leads prior to exposure to solder is not expected to pose a reliability risk.
- Contrary to these expectations, as part of the present disclosure, we discovered that the plated metal that is freshly exposed during the severing of leads can become the sites of the rapid growth of metal formations, commonly referred to as “whiskers.” Moreover, the whiskers can rapidly form and grow even without the application of an external voltage bias, and, can occur prior to PCB and Pb-solder attachment.
- Once formed, metal whiskers can cause device failure in several different ways. Metal whiskers may not be passivated by the Pb-solder during PCB attachment, and therefore may continue to grow, or, undergo electrochemical migration, which of which can result in a short circuit that causes device failure. Metal whiskers may fracture and separate from a lead, e.g., as a result of handling during PCB assembly, and land on part of the PCB that is not exposed to Pb-solder. Subsequent handling could dislodge the whisker which could then cause a short circuit resulting in device failure. Metal whiskers may fracture and separate from a lead and contaminate the test hardware used to test device PCB assembly and packaging, thereby causing the test hardware to operate incorrectly.
- The present disclosure mitigates metal whisker formation by preventing the metal plate from being freshly exposed when the leads are severed. We discovered that metal plating can unintentionally occur underneath a plating mask. Consequently, a thin layer of metal plating can extend underneath the plating mask to the region of the lead that is designed to be cut when the leads are severed from the lead frame. We further discovered that introducing a notch in a lead in the vicinity of where the plating mask overlaps with the lead can help prevent the metal plating from extending underneath the plating mask. Because there is no metal plating in the region of the lead that is cut when the leads are severed from the lead frame, metal whiskers are not formed.
- During plating, there is a high electric field in the vicinity of the notch, which results in additional metal plating in the vicinity of the step up to the leading edge of the step in the direction of the plating mask. This in turn, helps to prevent metal plating under the plating mask. Because plating underneath the plating mask is prevent, there is no metal plating in the region of the lead that is designed to be cut. Consequently, there is no freshly exposed plated metal when the leads are severed, and therefore, whisker formation is mitigated.
- One embodiment of the present disclosure is a method of manufacturing an electronic device package.
FIGS. 1A-9 present perspective, plan and cross-sectional views of anexample device package 100 at selected stages of manufacture. -
FIG. 1A presents a plan view of anexample lead frame 105 which is provided as part of the method. Thelead frame 105 has a plurality of leads 110. One of ordinary skill in the art would be familiar with the processes to manufacture a variety of lead frames types. For instance, one skilled in the art would be familiar with techniques (e.g., photolithography) to define a design layout 115 (FIG. 1B ) on a metal sheet 120 (e.g., copper or aluminum), and, how to remove parts of themetal sheet 120 outside of the design layout 115 (e.g., stamping or etching) to form thelead frame 105 and leads 110 (FIG. 1A ). - In some cases, as depicted in
FIG. 1A , thelead frame 105 can be configured as a quad flat pack (QFP) type lead frame. Non-limiting examples of other configurations of thelead frame 110 include fusion quad type lead frames, lead frames appropriate for plastic dual in-line integrated circuit packages (PDIP), small outline integrated circuits (SOICs), thin QFPs (TQFPs), low profile QFPs (LPQFPs), small shrink outline plastic packages (SSOP), thin SSOPs (TSSOPs), thin very small-outline packages (TVSOPs), or, other types of lead-containing lead frame packages. -
FIG. 2 presents a higher magnification plan view (corresponding the structure shown within region 2 inFIG. 1 ) to show the detailed features for one of the plurality ofleads 110 of theexample lead frame 105 inFIG. 1 .FIG. 3 presents a perspective view corresponding to the plan view ofFIG. 2 , e.g., along view line A-A, inFIG. 3 . For this example embodiment a cross-section view along view line B-B would be substantially the same as the plan view shown inFIG. 2 . In other embodiments, however, theleads 110 may be asymmetrically dimensioned along these two view lines. -
FIGS. 2 and 3 show thepackage 100 after forming anotch 205 in at least one of the plurality of leads 110. Thenotch 205 includes at least at least onereentrant angle 210 of greater than 180 degrees. Thenotch 205 is located distal to apre-defined separation region 215 of thelead 110. - In some cases, the
notch 205 can be formed as part of the process to manufacture the lead frames 105. For instance, the notch can be included in thedesign layout 115 formed on themetal sheet 120 and then formed as part of removing parts of the metal sheet outside of the design layout 115 (FIG. 1B ). In other cases alead frame 105, prefabricated withnotch-less leads 110, is further processed to form thenotch 205 in the at least onelead 110. For instance, one or more of theleads 110 can be subject to mechanical or laser cutting, similar to that used to cut themetal sheet 120, to form thenotch 205. - The
term reentrant angle 210 as used herein refers to as an interior angle on anouter surface 220 of thelead 110 where the apex 225 of theangle 210 faces into the interior of thelead 110. The termpre-defined separation region 215 as used herein refers to that portion of thelead 110 that is designed to be cut in order to isolate the lead 110 from other parts of the lead frame 105 (e.g., mountingportion 125,FIG. 1A ). - In some preferred embodiments, to maximally reduce the likelihood of whisker formation, it is preferable to form a
notch 205 in each one of theleads 110. Nevertheless, it is still possible that that a notch-less lead, adjacent to one or more notched leads, could have reduced whisker formation. For instance the high electric field associated with the notches in the notched leads could cause reduced metal plating in thepre-defined separation region 215 of an adjacent notch-less lead. - To further maximally reduce the likelihood of whisker formation, as illustrated in
FIG. 3 , it is also preferable for thenotch 205 to circumscribe lateral dimensions (e.g., athickness 310 and width 315) of thelead 110 which are perpendicular to along dimension 320 of thelead 110. That is, thenotch 205 goes all the way around thelead 110, thereby providing a high electric field strength that is uniform all the way around thenotch 205 of thelead 110 when a bias voltage is applied to thelead frame 105. For example, as shown inFIG. 3 , when thelead 110 has a rectangular shape, thenotch 205 can be formed in both the thickness andwidth dimensions lead 110 is cylindrically-shaped, thenotch 205 can be in the cylindrical dimension perpendicular (not shown) to thelong dimension 320 of thelead 110. - There can still be cases, however, when forming the
notch 205 on only one side or two sides of thelead 110 can still help to deter whisker formation. For instance, formingnotches 205 in thethickness dimension 310 and covering thewidth dimension 315 with a mask can deter metal plating in thepre-defined separation region 215, and hence reduce the chances of whisker formation. For instance, in some cases, the high electric field associated with thenotch 205 may draw a sufficient amount of current to thenotch 205 so as to reduce metal plating in thepre-defined separation region 215, even though thenotch 205 is only present on one side of thelead 110. Additionally such configuration can be advantageous when having thenotch 205 circumscribe thelateral dimensions lead 110 to an excessive degree. - As illustrated in
FIG. 2 , in some embodiments, forming thenotch 205 includes forming anopening 230 in thelead 110. Theopening 230 protrudes inward relative to anouter surface 220 of thelead 110. In other embodiments, the notch can be formed so as to protrude outward.FIG. 4A presents a plan view analogous to that shown inFIG. 2 , showing an example embodiment of anotch 205 formed by the method where thenotch 205 has astep 410 that protrudes outward from the outer surface 235 of thelead 110. As illustrated, the rectangular-shapedstep 410 has tworeentrant angles 210 in the plane of thelead 110 that is depicted inFIG. 4A . -
FIG. 4B-4C show plan views analogous to the view shown inFIG. 2 , of other example notch shapes. For instance, as shown inFIG. 4B , thenotch 205 can include a wedge-shapedopening 230, here shown with a singlereentrant angle 210. For instance, as shown inFIG. 4C , thenotch 205 can include anopening 230 and astep 410, e.g., on different sides of thelead 110. As further illustrated inFIG. 4C , to further increase the strength of the electric field associated with thenotch 205, additionalreentrant angles 210 can be formed by having one or more secondary-openings 420 within theopening 230 or within thestep 410 of thenotch 205. Based on the present disclosure one skilled in the art would understand how the notch could be formed with a variety of opening or step shapes and combinations thereof. - The method can further include masking portions of the lead frame in preparation for electroplating.
FIG. 5 presents a perspective view analogous to that shown inFIG. 3 , showing thelead frame 105 after being placed between first and second plating mask layers 510, 515. A semi-transparent view of the mask layers 510, 515 is presented so that underlying structures of thelead frame 105 are visible. In some cases the mask layers 510, 515 are composed of a rigid insulating material such as a hard plastic or rubber. To help prevent metal plating from depositing under the mask layers 510, 515 a proximal edge 520 (e.g., the edge proximal to the center of the lead frame 105) of thenotch 205 is preferably adjacent to anouter edge 525 of at least one of the, and more preferably both, edges 525, 527, of the plating mask layers 510, 515. For example, in some preferred embodiments, amismatching distance 530 between theproximal edge 520 and theedges total length 535 of thenotch 205. Additionally, to facilitate metal plating in the region of the notch 205 adistal edge 540 of thenotch 205 is not covered by the plating mask layers 510, 515. -
FIG. 6 shows thelead frame 105 ofFIG. 5 after electro-depositing a metal plate 610 (e.g., silver plating) on portions thelead 110 not covered by the first and second plating mask layers 510, 515. Again, semi-transparent views of the mask layers 510, 515 andmetal plate 610 are presented so that underlying structures are visible. - One skilled in the art would be familiar with electro-plating processes to deposit the
metal plate 610. For instance, in some cases, electro-depositing themetal plate 610 includes placing thelead frame 105 and plating mask layers 510, 515 in a metal plating solution and applying a voltage bias to thelead frame 105. For example in some embodiments, thelead frame 105 andmask layers lead frame 105 until the desiredthickness 625 of metal plating 610 is obtained. In some cases the voltage bias applied to thelead frame 105 is in a range of about −1 to −25 Volts. - Because electroplating is used, metal plate formation is driven by the strength of the electric field on the lead's surface. Due to the presence of the reentrant angle or angles 210 (
FIG. 2 ) the electric field in the vicinity of thenotch 205 will be higher than on other regions of thelead 110. Therefore, a relatively larger amount of electric current goes to thenotch 205 as compared to other portions of thelead 110. This, in turn, will tends to draw more metal ions to thenotch 205, and thereby prevent, or at least reduce, metal ions from plating in aproximal region 630 of the lead 110 (relative to the central portion of the lead frame 105) covered by theplating mask layer notch 205, afirst thickness 620 of themetal plate 610 located directly over thenotch 205 is greater than asecond thickness 625 of themetal plate 610 located over aterminal portion 640 of thelead 110 that is distal to thenotch 205. As noted above, this is in contrast to a lead frame having only notch-less leads, where some metal ions can be electro-plated under the mask layers 510, 515 (FIG. 5 ) and in thepre-defined separation region 215. -
FIG. 7 shows a lower magnification plan view of thelead frame 105 of thepackage 100 analogous to that shownFIG. 1A , after performing the method steps described in the context ofFIGS. 2-6 , and after removing thelead frame 105 from between themask layer metal plate 610.FIG. 7 illustrates an embodiment in which a plurality ofleads 110 were treated according to the method steps described in the context ofFIGS. 2-6 . The notches 205 (FIG. 2 ) of theleads 110 are covered by the metal plating 610, and, due to the presence of thenotch 205, the metal plating 610 is distal to thepre-defined separation region 215. -
FIG. 8 show thepackage 100 ofFIG. 7 , after attaching anelectronic device 810 to thedevice mounting portion 125 of thelead frame 105 as part of the package's 100 manufacture. For instance, theelectronic device 810 comprising one or more integrated circuits can be bonded to the mountingportion 125 using an adhesive glue. -
FIG. 8 further shows thepackage 100 after bonding a wire 830 (e.g., gold wire) from alanding pad 840 of theelectronic device 810 to the portion oflead 110 covered with themetal plate 610. Thewire 830 facilitates the electrical interconnection of theelectronic device 810 to other devices (not shown) of, or external to, thepackage 100. Preferably, a plurality of wire bonds are formed between thelanding pads 840 and leads 110, but for clarity, only a few connections are depicted. -
FIG. 8 also shows thepackage 100 after covering theelectronic device 810 and the mountingportion 125 of thelead frame 105 with an insulatingmold 850. For instance, afluid mold 850, (e.g., organic resin or a ceramic material) can be deposited or cast-molded around thedevice 810 and mountingportion 125, and then allowed to solidify. Themold 850 can protect thedevice 810 from exposure damaging environments and can mechanically stabilize the various components of thepackage 100. -
FIG. 9 shows thepackage 100 ofFIG. 8 after severing theleads 110 from thedevice mounting portion 125 of thelead frame 105 by cutting within thepre-defined separation regions 215 of theleads 110. Severing can be accomplished by mechanical sawing, laser cutting or other procedures well know to those skilled in the art. Similar procedures may be performed simultaneous, or in separate steps, to sever other portions of thelead frame 105, such as handling bars or other support structures (now shown). - Another embodiment of the present disclosure is an electronic device package. Any of the method steps described in the context of
FIGS. 1-9 could be used to provide thedevice package 100.FIG. 10 shows a perspective detailed view, analogous to the views shown inFIGS. 3 , 5, and 6, of anexample package 100 of the disclosure. For clarity, the same reference numbers are used to label features that are common to the embodiments ofFIGS. 1-9 . For clarity, themetal plate 610 is depicted as semi-transparent, and, the mold 950 (FIG. 9 ) is not depicted.FIG. 10 shows theexample package 100 after performing the steps described in the context ofFIGS. 1-9 . In other embodiments, however, thepackage 100 may comprise thelead frame 105 prior to any one, or all, of the method steps described in the context ofFIGS. 5-9 . - As shown in
FIG. 10 , theelectronic device package 100 comprises alead frame 105 having at least onelead 110 with anotch 205 that includes at least one reentrant angle 210 (FIG. 2 ) of greater than 180 degrees. Thenotch 205 is located distal to acut end 1010 of thelead 110, e.g., anend 1010 of thelead 110 severed fromother portions 1020 of thelead frame 105 such as described in the context ofFIG. 9 (e.g., the mountingportion 125,FIG. 8 ). - In some embodiments, each of a plurality of
leads 110 of thelead frame 105 includes the notch 205 (FIG. 2 ). In some embodiments, thenotch 205 circumscribeslateral dimensions lead 110, thelateral dimensions long dimension 320 of the lead (FIG. 3 ). For some embodiments, thenotch 205 can include a rectangular-shapedopening 230 in aouter surface 220 of thelead 110 and have at least two reentrant angles 210 (FIG. 2 ). In other embodiments, however, thenotch 205 can include a wedge-shaped opening, astep structure 410 that protrudes outward from thesurface 220, or combinations thereof, and, thenotch 205 can have one or more reentrant angles 210 (FIGS. 4A-C ). Based on the present disclosure, one skilled in the art would appreciate the variety of other shapes that thenotch 205 could have in order to promote having a high electric field strength in the notch region, as discussed elsewhere herein. - The dimensions of the
notch 205 reflect a balance between several factors. The notch's size should be sufficiently large to promote a high electric field strength in the vicinity of thenotch 205. However the notch's size should be small enough to leave thelead 110 with sufficient mechanical strength to undergo the manufacturing steps and end-use handling without breaking. For instance, too large anopening 230 could render thelead 110 too fragile to handle during the package's manufacture or end-use. The notch's size should be sufficiently large to be conducive to controlling the notch's manufacture so that the same-sized notch is reproducibly formed among the leads of a single package, or between packages. - In some preferred embodiments, the notch has an opening with a depth into the lead which does not exceed about percent of a total lateral dimension of the notch-less portions of the lead. For instance, as shown in
FIG. 10 , thedepth 1020 of the notch's 205opening 230 in the width dimension 310 (FIG. 3 ) preferably does not exceed about 25 percent of the lead'stotal width 1025. Preferably, thedepth 1030 of the notch'sopening 230 in the thickness dimension 315 (FIG. 3 ) also does not exceed about 25 percent of the lead'stotal thickness 1035. Consequently, fornotches 205 that circumscribe thelateral dimensions 310, 315 (e.g.FIG. 10 ) of thelead 110, not more that about 50 percent of the lead'swidth 1025 or depth 1030 (e.g., up to 25 percent on each side) is removed to form theopening 230 of anotch 205. In some preferred embodiments, thedepth opening 230 ranges from about 5 to 25 percent, and more preferably about 10 to 15 percent, of the totallateral dimensions 310 315 (e.g., thetotal width 1025 and total thickness 1035) of thelead 110. - For example, consider a lead 110 that has a
total width 1025 andtotal thickness 1035 that are each about 0.4 mm in notch-less portions of thelead 110. The depth of the opening 230 (e.g.,width depth 1020 and thickness depth 1030) can be 0.1 mm on each side of thelead 110. Consider a lead 110 with a smaller total width andthickness 1025, 1035 (e.g., about 0.1 mm). Thelead 110 can have a smaller opening 230 (e.g., depth of the 1020, 1030 of about 0.01 mm) to preserve the lead's strength. - In some embodiments, it is also advantageous for the
opening 230 to be long so as to avoid the electric field from bridging across thenotch 205 and thereby reduce the strength of the field in the vicinity of thenotch 205. It is also desirable however for the opening'slength 535 not to be so long as to cause thelead 110 lose stability or to not having a high field throughout the entire length of thenotch 205. For instance, as shown inFIG. 10 , in some preferred embodiments, theopening 230 has alength 535 equal to about 1.5 to 2.5 times thedepth opening 230. For example consider again a lead 110 wherein thetotal width 1025 andthickness 1035 are each about 0.4 mm. If thedepth opening 230 was about 0.04 mm, then thelength 535 of the opening preferably ranges from about 0.06 mm to 0.08 mm. - As further illustrated in
FIG. 10 aterminal portion 640 of thelead 110 that is distal to thenotch 205 and thenotch 205 itself are preferably both covered with ametal plate 610. For instance, in some embodiments, the 110 lead comprises, or in some cases, consists essentially of, copper (e.g., 99 wt % copper or more) and themetal plate 610 comprises, or in some cases, consists essentially of, silver (e.g., 99 wt % or more silver). Afirst thickness 620 themetal plate 610 located directly over thenotch 205 is greater (e.g., from about 10 to 100 percent greater) than asecond thickness 625 of themetal plate 610 located directly over theterminal portion 630 of the lead 110 (FIG. 6 ). For example, in some cases, when thesecond thickness 620 ofmetal plate 610 equals about 50 microns, then thefirst thickness 620 can be about 55 to 100 microns. - As illustrated in
FIG. 9 , thepackage 100 can further include anelectronic device 810 mounted to a mountingportion 125 of thelead frame 110. The mountingportion 125 is separated from thelead 110 or (leads 110). A portion of the lead proximal 640 to the mounting portion is substantially free of metal plating (e.g., thefirst thickness 620 themetal plate 610 is less than about 1 micron). Thepackage 100 can also includewires 830 bonded fromlanding pads 840 of the electronic device and to ametal plate 125 covered portion of the lead 110 (e.g., thenotch 205, theterminal portion 630 or both). Thepackage 100 can also include an insulatingmold 850 covering theelectronic device 810 and the mountingportion 125 of thelead frame 110. - Although some embodiments of the disclosure have been described in detail, those of ordinary skill in the art should understand that they could make various changes, substitutions and alterations herein without departing from the scope of the disclosure.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/677,547 US8869389B2 (en) | 2009-06-17 | 2012-11-15 | Method of manufacturing an electronic device package |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/486,592 US8334467B2 (en) | 2009-06-17 | 2009-06-17 | Lead frame design to improve reliability |
US13/677,547 US8869389B2 (en) | 2009-06-17 | 2012-11-15 | Method of manufacturing an electronic device package |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/486,592 Division US8334467B2 (en) | 2009-06-17 | 2009-06-17 | Lead frame design to improve reliability |
Publications (2)
Publication Number | Publication Date |
---|---|
US20130067743A1 true US20130067743A1 (en) | 2013-03-21 |
US8869389B2 US8869389B2 (en) | 2014-10-28 |
Family
ID=42751498
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/486,592 Active 2031-02-19 US8334467B2 (en) | 2009-06-17 | 2009-06-17 | Lead frame design to improve reliability |
US13/677,547 Active 2030-02-08 US8869389B2 (en) | 2009-06-17 | 2012-11-15 | Method of manufacturing an electronic device package |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/486,592 Active 2031-02-19 US8334467B2 (en) | 2009-06-17 | 2009-06-17 | Lead frame design to improve reliability |
Country Status (6)
Country | Link |
---|---|
US (2) | US8334467B2 (en) |
EP (1) | EP2284886B1 (en) |
JP (1) | JP2011003903A (en) |
KR (1) | KR101676038B1 (en) |
CN (1) | CN101930935B (en) |
TW (1) | TWI411082B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016130772A1 (en) * | 2015-02-13 | 2016-08-18 | Deere & Company | Electronic assembly with one or more heat sinks |
US9860987B2 (en) | 2015-02-13 | 2018-01-02 | Deere & Company | Electronic assembly with one or more heat sinks |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8334467B2 (en) | 2009-06-17 | 2012-12-18 | Lsi Corporation | Lead frame design to improve reliability |
US9786585B2 (en) | 2015-04-20 | 2017-10-10 | Nxp B.V. | Lead-frame |
CN105698889A (en) * | 2016-01-27 | 2016-06-22 | 湖南威铭能源科技有限公司 | Communication line protection structure for wet type photoelectric direct reading water meter header and manufacturing process of communication line protection structure |
WO2018133060A1 (en) | 2017-01-22 | 2018-07-26 | 深圳市汇顶科技股份有限公司 | Fingerprint chip packaging and processing method |
TWI712129B (en) * | 2020-01-21 | 2020-12-01 | 強茂股份有限公司 | Semiconductor package structure and fabricating method of the same |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030178708A1 (en) * | 1999-09-01 | 2003-09-25 | Matsushita Electric Industrial Co., Ltd. | Leadframe and method for manufacturing resin-molded semiconductor device |
US20030193091A1 (en) * | 2002-04-16 | 2003-10-16 | Yu Chan Min | Semiconductor packages with leadframe grid arrays and components and methods for making the same |
US6777265B2 (en) * | 2002-04-29 | 2004-08-17 | Advanced Interconnect Technologies Limited | Partially patterned lead frames and methods of making and using the same in semiconductor packaging |
US6812552B2 (en) * | 2002-04-29 | 2004-11-02 | Advanced Interconnect Technologies Limited | Partially patterned lead frames and methods of making and using the same in semiconductor packaging |
US7192808B2 (en) * | 2003-02-21 | 2007-03-20 | Yamaha Corporation | Semiconductor device having a lead frame smaller than a semiconductor chip and manufacturing method therefor |
US20090034225A1 (en) * | 2007-07-31 | 2009-02-05 | Seiko Epson Corporation | Substrate and manufacturing method of the same, and semiconductor device and manufacturing method of the same |
US7560804B1 (en) * | 1998-06-24 | 2009-07-14 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5519000Y2 (en) * | 1974-09-13 | 1980-05-06 | ||
JPS6097654A (en) * | 1983-11-01 | 1985-05-31 | Toshiba Corp | Sealed type semiconductor device |
JPS61214545A (en) * | 1985-03-20 | 1986-09-24 | Toshiba Corp | Semiconductor device |
JPS6254945A (en) * | 1985-09-04 | 1987-03-10 | Sumitomo Electric Ind Ltd | Lead frame for ic |
JPS62169457A (en) * | 1986-01-22 | 1987-07-25 | Hitachi Micro Comput Eng Ltd | Lead frame for semiconductor device |
JPS62202546A (en) * | 1986-02-28 | 1987-09-07 | Shinko Electric Ind Co Ltd | Lead frame |
JPS6324648A (en) * | 1986-07-16 | 1988-02-02 | Nec Corp | Semiconductor device |
JPS63213954A (en) * | 1987-03-02 | 1988-09-06 | Nec Corp | Resin sealed component |
JPH0273659A (en) * | 1988-09-08 | 1990-03-13 | Nec Corp | Lead frame for semiconductor device |
JP2944721B2 (en) * | 1990-08-22 | 1999-09-06 | 生化学工業株式会社 | Agent for measuring endotoxin |
KR930006868A (en) * | 1991-09-11 | 1993-04-22 | 문정환 | Semiconductor package |
JPH06104361A (en) * | 1991-10-09 | 1994-04-15 | Hitachi Ltd | Semiconductor device, manufacture thereof, and lead frame therefor |
JPH05183087A (en) * | 1991-12-28 | 1993-07-23 | Shinko Electric Ind Co Ltd | Lead frame and its plating method |
JP2745933B2 (en) * | 1992-02-17 | 1998-04-28 | 日本電気株式会社 | TAB-Integrated Circuit |
JPH06324648A (en) | 1993-05-14 | 1994-11-25 | Matsushita Electric Ind Co Ltd | Simple matrix type liquid crystal driving device and image data storing method |
JP3082518B2 (en) * | 1993-07-13 | 2000-08-28 | セイコーエプソン株式会社 | Semiconductor lead frame and semiconductor device |
JPH0758267A (en) * | 1993-08-18 | 1995-03-03 | Toppan Printing Co Ltd | Lead frame |
JP3870301B2 (en) * | 1996-06-11 | 2007-01-17 | ヤマハ株式会社 | Semiconductor device assembly method, semiconductor device and continuous assembly system of semiconductor device |
US6069406A (en) * | 1997-05-20 | 2000-05-30 | Shinko Electric Industries Co., Ltd. | Wiring patterned film and production thereof |
JP2000188366A (en) * | 1998-12-24 | 2000-07-04 | Hitachi Ltd | Semiconductor device |
JP4523138B2 (en) * | 2000-10-06 | 2010-08-11 | ローム株式会社 | Semiconductor device and lead frame used therefor |
US6707135B2 (en) * | 2000-11-28 | 2004-03-16 | Texas Instruments Incorporated | Semiconductor leadframe for staggered board attach |
JP3436254B2 (en) | 2001-03-01 | 2003-08-11 | 松下電器産業株式会社 | Lead frame and manufacturing method thereof |
US6797540B1 (en) * | 2002-11-18 | 2004-09-28 | National Semiconductor Corporation | Dap isolation process |
US7005728B1 (en) * | 2004-06-03 | 2006-02-28 | National Semiconductor Corporation | Lead configuration for inline packages |
KR100584699B1 (en) * | 2004-11-04 | 2006-05-30 | 삼성전자주식회사 | Lead frame having locking tape |
JP2006179760A (en) * | 2004-12-24 | 2006-07-06 | Yamaha Corp | Semiconductor package and lead frame used therefor |
US7714419B2 (en) * | 2007-12-27 | 2010-05-11 | Stats Chippac Ltd. | Integrated circuit package system with shielding |
US8334467B2 (en) | 2009-06-17 | 2012-12-18 | Lsi Corporation | Lead frame design to improve reliability |
-
2009
- 2009-06-17 US US12/486,592 patent/US8334467B2/en active Active
-
2010
- 2010-06-10 CN CN201010202799.4A patent/CN101930935B/en active Active
- 2010-06-10 TW TW099118954A patent/TWI411082B/en active
- 2010-06-14 KR KR1020100055837A patent/KR101676038B1/en active IP Right Grant
- 2010-06-15 EP EP10165969.6A patent/EP2284886B1/en active Active
- 2010-06-17 JP JP2010137977A patent/JP2011003903A/en not_active Ceased
-
2012
- 2012-11-15 US US13/677,547 patent/US8869389B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7560804B1 (en) * | 1998-06-24 | 2009-07-14 | Amkor Technology, Inc. | Integrated circuit package and method of making the same |
US20030178708A1 (en) * | 1999-09-01 | 2003-09-25 | Matsushita Electric Industrial Co., Ltd. | Leadframe and method for manufacturing resin-molded semiconductor device |
US20030193091A1 (en) * | 2002-04-16 | 2003-10-16 | Yu Chan Min | Semiconductor packages with leadframe grid arrays and components and methods for making the same |
US6777265B2 (en) * | 2002-04-29 | 2004-08-17 | Advanced Interconnect Technologies Limited | Partially patterned lead frames and methods of making and using the same in semiconductor packaging |
US6812552B2 (en) * | 2002-04-29 | 2004-11-02 | Advanced Interconnect Technologies Limited | Partially patterned lead frames and methods of making and using the same in semiconductor packaging |
US7192808B2 (en) * | 2003-02-21 | 2007-03-20 | Yamaha Corporation | Semiconductor device having a lead frame smaller than a semiconductor chip and manufacturing method therefor |
US20090034225A1 (en) * | 2007-07-31 | 2009-02-05 | Seiko Epson Corporation | Substrate and manufacturing method of the same, and semiconductor device and manufacturing method of the same |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016130772A1 (en) * | 2015-02-13 | 2016-08-18 | Deere & Company | Electronic assembly with one or more heat sinks |
US9693488B2 (en) | 2015-02-13 | 2017-06-27 | Deere & Company | Electronic assembly with one or more heat sinks |
US9860987B2 (en) | 2015-02-13 | 2018-01-02 | Deere & Company | Electronic assembly with one or more heat sinks |
Also Published As
Publication number | Publication date |
---|---|
JP2011003903A (en) | 2011-01-06 |
CN101930935A (en) | 2010-12-29 |
TWI411082B (en) | 2013-10-01 |
EP2284886A3 (en) | 2013-02-27 |
KR101676038B1 (en) | 2016-11-14 |
US8869389B2 (en) | 2014-10-28 |
KR20100135659A (en) | 2010-12-27 |
TW201110296A (en) | 2011-03-16 |
US8334467B2 (en) | 2012-12-18 |
EP2284886B1 (en) | 2019-05-15 |
CN101930935B (en) | 2014-07-23 |
EP2284886A2 (en) | 2011-02-16 |
US20100319987A1 (en) | 2010-12-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8869389B2 (en) | Method of manufacturing an electronic device package | |
US5969411A (en) | Lead frame with increased strength and manufacture of semiconductor device | |
EP1540745B1 (en) | Production method for leadframe-based component housing | |
JP3784976B2 (en) | Semiconductor device | |
KR20030031843A (en) | Leadframe and method of manufacturing a semiconductor device using the same | |
US9363901B2 (en) | Making a plurality of integrated circuit packages | |
US8076181B1 (en) | Lead plating technique for singulated IC packages | |
US20050012187A1 (en) | Semiconductor device and its manufacturing method | |
KR20030035952A (en) | Lead frame, method of manufacturing the same, and method of manufacturing a semiconductor device using the same | |
US9184116B2 (en) | Method of manufacturing resin-encapsulated semiconductor device, and lead frame | |
DE102015114304B4 (en) | A method of manufacturing a semiconductor device, semiconductor device and semiconductor component | |
JP3292723B2 (en) | Semiconductor package and manufacturing method thereof | |
EP2634797B1 (en) | Wiring board | |
US20120043660A1 (en) | Thin foil semiconductor package | |
DE19752404C1 (en) | Very thin semiconductor chip manufacturing method | |
US11251110B2 (en) | Semiconductor device and method of manufacturing the semiconductor device | |
US10707154B2 (en) | Semiconductor device and method for manufacturing the same | |
JP2005244033A (en) | Electrode package and semiconductor device | |
JP2004247613A (en) | Semiconductor device and its manufacturing process | |
US20090236711A1 (en) | Method of making and designing lead frames for semiconductor packages | |
EP0993042A2 (en) | Manufacturing a semiconductor device using a film substrate | |
US5297008A (en) | Polymeric composite lead wire and method for making same | |
EP3772097A1 (en) | Lead frame for a package for a semiconductor device, semiconductor device and process for manufacturing a semiconductor device | |
US20220084912A1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
JP2006245459A (en) | Manufacturing method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GOLICK, LARRY W.;LOW, QWAI-HOONG;OSENBACH, JOHN W.;AND OTHERS;SIGNING DATES FROM 20090616 TO 20090617;REEL/FRAME:029302/0400 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGERE SYSTEMS LLC;REEL/FRAME:035365/0634 Effective date: 20140804 |
|
AS | Assignment |
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;BROADCOM CORPORATION;REEL/FRAME:044886/0766 Effective date: 20171208 |
|
AS | Assignment |
Owner name: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERA Free format text: SECURITY INTEREST;ASSIGNORS:HILCO PATENT ACQUISITION 56, LLC;BELL SEMICONDUCTOR, LLC;BELL NORTHERN RESEARCH, LLC;REEL/FRAME:045216/0020 Effective date: 20180124 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: BELL NORTHERN RESEARCH, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 Owner name: HILCO PATENT ACQUISITION 56, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 |