US20140062561A1 - Schmitt receiver systems and methods for high-voltage input signals - Google Patents
Schmitt receiver systems and methods for high-voltage input signals Download PDFInfo
- Publication number
- US20140062561A1 US20140062561A1 US13/730,650 US201213730650A US2014062561A1 US 20140062561 A1 US20140062561 A1 US 20140062561A1 US 201213730650 A US201213730650 A US 201213730650A US 2014062561 A1 US2014062561 A1 US 2014062561A1
- Authority
- US
- United States
- Prior art keywords
- component
- transition
- pull
- schmitt trigger
- operable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/017509—Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L9/00—Automatic control not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present disclosure relates generally to the field of integrated circuits and more specifically to the field of adjusting hysteresis and noise margins.
- Electronic systems and circuits have made a significant contribution towards the advancement of modern society and are utilized in a number of applications to achieve advantageous results.
- Numerous electronic technologies such as digital computers, calculators, audio devices, video equipment, and telephone systems have facilitated increased productivity and reduced costs in analyzing and communicating data in most areas of business, science, education and entertainment.
- These devices often include a plurality of power domains with some of the power domains operating at different voltages.
- Some conventional integrated circuits with split power rail approaches have different power domains receiving different power supply voltages from respective different power rails.
- Conventional attempts at coordinating operations at the different voltage levels can be complicated and problematic.
- Various domains can include a variety of functional components configured to operate at the different respective voltage levels. Some traditional systems include domains with functional components configured to operate at a lower voltage level than another domain. Conventional coordination of operations in the two different domains can be problematic. In addition, some signals often have relatively large noise that can pose significant problems for some domains. Sometimes receiver circuits receive signals with higher voltage swing than a receiver's own voltage rail. For example, a receiver circuit operating on a relatively low voltage rail (e.g., 1.8V) may be required to receive a signal with a relatively high (e.g., 3.3V) voltage swing.
- a relatively low voltage rail e.g., 1.8V
- a relatively high voltage swing e.g., 3.3V
- a system includes an input component, a transition component, a transition point feedback component and an output component.
- the input component is operable to receive an input signal.
- the transition component is operable to transition the input signal.
- the transition point feedback component is operable to adjust a point at which a transition in the input signal occurs in the transition component.
- the output component is operable to forward an output signal from the transition point feedback component.
- FIG. 1 is a block diagram of a Schmitt trigger system in accordance with one embodiment of the present invention.
- FIG. 2 is a block diagram of a Schmitt trigger system in accordance with one embodiment of the present invention.
- FIG. 3 is a block diagram of Schmitt trigger method in accordance with one embodiment of the present invention.
- FIG. 4 is an exemplary graph illustrating a hysteresis adjustment in accordance with one embodiment of the present invention.
- the presented systems and methods facilitate efficient increase in hysteresis.
- the presented systems and methods can increase the hysteresis by adjusting the noise margin, including adjusting the voltage input low (VIL) point and voltage input high (VIH) point.
- the described systems and methods involve modification of a Schmitt receiver. The modification can increase noise margin for wider swing inputs.
- a Schmitt receiver operating on a relatively low (e.g., 1.8V, etc.) rail can receive a signal with a relatively high (e.g., 3.3V, etc.) swing while exhibiting noise margins for a high (e.g., 3.3V, etc.) signal, which are much wider than noise margins for a low (e.g., 1.8V, etc.) signal.
- a relatively high (e.g., 3.3V, etc.) swing while exhibiting noise margins for a high (e.g., 3.3V, etc.) signal, which are much wider than noise margins for a low (e.g., 1.8V, etc.) signal.
- FIG. 1 is a block diagram of a Schmitt trigger system 100 in accordance with one embodiment of the present invention.
- Schmitt trigger system 100 includes an input component 110 , a transition component 120 , a feedback component 130 and an output component 140 .
- Input component 110 and output component 140 are coupled to transition component 120 which is coupled to transition point feedback component 130 .
- Schmitt trigger system 100 The components of Schmitt trigger system 100 are operable to perform switching operations.
- Input component 110 is operable to receive an input signal.
- Transition component 120 is operable to transition the input signal.
- Feedback component 130 is operable to adjust a point at which a transition in the input signal occurs in the transition component.
- Output component 140 is operable to forward an output signal from the pull-up component.
- the transition point feedback component is operable to adjust a point at which a transition in the input signal occurs in a pull-up. In one exemplary implementation, the transition point feedback component is operable to adjust a point at which a transition in the input signal occurs in the transition component. In one embodiment, the transition point feedback component is operable to adjust a point at which a transition in the input signal occurs in a pull-down.
- Schmitt trigger points can exhibit hysteresis at 33%*VDDC (resulting in VIL) and 66%*VDDC (resulting in VIH).
- VIL adjustment can also be achieved using adjustment in relative device sizing (e.g., making a pull-up component stronger than a pull-down component, etc.). Due to hysteresis, in one embodiment the input to the inverter would be full rail (HIGH or LOW) except at the Schmitt trigger points.
- FIG. 2 is a block diagram of a Schmitt trigger system 200 in accordance with one embodiment of the present invention.
- Schmitt trigger system 200 includes an input component 210 , a pull-up component 220 , a pull-down component 230 , a feedback component 240 , and an output component 250 .
- Input component 210 is coupled to pull-up component 220 and pull-down component 230 which are coupled to output component 250 .
- Feedback component 240 is coupled to pull-up component 220 .
- the pull-up component 220 includes a PMOS component and the pull-down component 230 includes an NMOS component.
- Input component 210 is operable to receive an input signal.
- Pull-up component 220 is operable to transition the input signal up (e.g., from a low to high, logical 0 to logical 1, etc.).
- Pull-down component 230 is operable to transition the input signal down (e.g., from a high to low, logical 1 to logical 0, etc.).
- Feedback component 240 is operable to adjust the voltage at which the pull-down component 230 allows transitions. In one exemplary implementation, it increases the voltage at which the pull-down component 230 is able to transition the output component 250 from 1 to 0.
- Output component 250 is operable to forward an output signal from the feedback component.
- the pull-up component 220 is associated with VIL.
- the pull-up component 220 pulls up to VDD.
- the pull-up component 220 transitions the output signal from logical 0 to logical 1 as the input signal transitions from logical 1 to logical 0 and passes approximately 33% of VDD.
- VIL can be 50% of VDD.
- the pull-up component 220 can transition the input signal within a range (e.g., 28% to 37% of VDD, etc.).
- the pull-down component 230 is associated with VIH.
- the pull-down component 230 pulls down to ground.
- the pull-down component 230 transitions the output signal from logical 1 to logical 0 as the input transitions from logical 0 to logical 1 and passes at approximately 66% of VDD.
- the pull-up component 220 can transition the input signal within a range (e.g., 62% to 70% of VDD, etc.).
- VIH is higher than VDD.
- the feedback component 240 resists a transition of the input signal by the pull-down component. Resisting the transition enables the VIH to be adjusted (e.g., increased, etc.).
- the input to the inverter is logical 0, so the pull-up PMOS 241 of feedback component 240 is off and exerts no influence.
- the strength of the pull-up component 220 is relatively large compared to the pull-down component.
- VIL is adjusted higher by the pull-up component interaction with the pull-down component.
- FIG. 3 is a block diagram of Schmitt trigger method 300 in accordance with one embodiment of the present invention.
- a signal is received. It is appreciated that the received signal can be relatively low or relatively high. In one embodiment, the relatively low corresponds to a logical 0 and the relatively high corresponds to a logical 1.
- a transition can include a pull-up, a pull-down, or both.
- a pull-up transition includes changing a relatively low voltage input to a relatively high voltage output.
- the pull-up corresponds to a transition from a logical 0 to a logical 1.
- a pull-down transition includes changing a relatively high voltage input to a relatively low voltage output.
- the pull-down corresponds to a transition from a logical 1 to a logical 0.
- a point at which a transition of the input signal occurs is adjusted.
- the adjusting is performed by feedback.
- the feedback fights the transition.
- the adjustment can include adjusting VIH, VIL of both.
- the adjusting can include widening a hysteresis range.
- a signal is output after the transition.
- FIG. 4 is an exemplary graph illustrating a hysteresis adjustment in accordance with one embodiment of the present invention.
- the VIL of one third of 3.3 V e.g., 1.1 V
- the VIH of two thirds of 1.8V e.g., 1.2 V
- the system can operate with a voltage swing value that is higher than the voltage rail itself.
- the feedback can adjust the relative value of VIH and VIL or both.
- the feedback can adjust the noise margin.
- the feedback a conventional Schmitt trigger component may have a characteristic that may be considered a feedback and that the present feedback described herein is different or in addition to feedback characteristics that a conventional Schmitt trigger component may have.
- the feedback of a presented system fights a transition with additional feedback than in conventional Schmitt trigger systems and facilitates greater flexibility in adjusting a VIL, a VIH, or both.
- the presented systems and methods facilitate efficient increase of hysteresis.
- the presented systems and methods can increase the hysteresis by decreasing the voltage input low (VIL) point and increasing voltage input high (VIH) point.
- the modification can enable a receiver operating on a relatively low voltage (e.g., 1.8V, etc.) rail to receive a signal with a relatively high (e.g., 3.3V, etc.) swing that exhibit noise margins for a high (e.g., 3.3V, etc.) signal.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Electronic Switches (AREA)
- Manipulation Of Pulses (AREA)
Abstract
Presented systems and methods facilitate efficient switching operations for components operating at different voltage level than a received signal voltage level. In one embodiment, the components of a presented system are operable to perform switching operations for signals with a voltage level swing larger than the power rail of the circuit receiving the signals. In one embodiment a system includes an input component, a transition component, a transition point feedback component and an output component. The input component is operable to receive an input signal. The transition component is operable to transition the input signal. The transition point feedback component is operable to adjust a point at which a transition in the input signal occurs in the transition component. The output component is operable to forward an output signal from the transition point feedback component.
Description
- The present application claims the benefit and priority of U.S. provisional application No. 61/697,283 (NVID-SC-11-0180-81-US-PRO), entitled “Schmitt Receiver for High-Voltage Input Signals And Core Voltage Reset Circuit With Wide Noise Margin,” filed on Sep. 5, 2012, which is incorporated herein by this reference.
- The present disclosure relates generally to the field of integrated circuits and more specifically to the field of adjusting hysteresis and noise margins.
- Electronic systems and circuits have made a significant contribution towards the advancement of modern society and are utilized in a number of applications to achieve advantageous results. Numerous electronic technologies such as digital computers, calculators, audio devices, video equipment, and telephone systems have facilitated increased productivity and reduced costs in analyzing and communicating data in most areas of business, science, education and entertainment. These devices often include a plurality of power domains with some of the power domains operating at different voltages. Some conventional integrated circuits with split power rail approaches have different power domains receiving different power supply voltages from respective different power rails. Conventional attempts at coordinating operations at the different voltage levels can be complicated and problematic.
- Various domains can include a variety of functional components configured to operate at the different respective voltage levels. Some traditional systems include domains with functional components configured to operate at a lower voltage level than another domain. Conventional coordination of operations in the two different domains can be problematic. In addition, some signals often have relatively large noise that can pose significant problems for some domains. Sometimes receiver circuits receive signals with higher voltage swing than a receiver's own voltage rail. For example, a receiver circuit operating on a relatively low voltage rail (e.g., 1.8V) may be required to receive a signal with a relatively high (e.g., 3.3V) voltage swing. This presents a challenge for noise margin, since a receiver operating with a low (e.g., 1.8V) power rail will exhibit noise margins (VIL/VIH) for a low (1.8V) signal swing. Meanwhile, a signal with a high swing (3.3V) would require noise margins for a high (3.3V) swing, which would be significantly wider than those for a low (1.8V) swing. Conventional approaches to handling different voltage domains are often limited and problematic. Some conventional approaches increase the voltage of the receiver to a higher voltage (e.g., 3.3V, etc.), which costs power and may require redesign. Other conventional approaches just accept the penalty to noise margin.
- Presented systems and methods facilitate efficient switching operations for components operating at a different voltage level than a received signal voltage level. In one embodiment, the components of a presented system are operable to perform switching operations for signals with a voltage level swing larger than the power rail of the circuit receiving the signals. In one embodiment a system includes an input component, a transition component, a transition point feedback component and an output component. The input component is operable to receive an input signal. The transition component is operable to transition the input signal. The transition point feedback component is operable to adjust a point at which a transition in the input signal occurs in the transition component. The output component is operable to forward an output signal from the transition point feedback component.
- The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention by way of example and not by way of limitation. The drawings referred to in this specification should be understood as not being drawn to scale except if specifically noted.
-
FIG. 1 is a block diagram of a Schmitt trigger system in accordance with one embodiment of the present invention. -
FIG. 2 is a block diagram of a Schmitt trigger system in accordance with one embodiment of the present invention. -
FIG. 3 is a block diagram of Schmitt trigger method in accordance with one embodiment of the present invention. -
FIG. 4 is an exemplary graph illustrating a hysteresis adjustment in accordance with one embodiment of the present invention. - Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of embodiments of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as not to unnecessarily obscure aspects of the embodiments of the present invention. The drawings showing embodiments of the invention are semi-diagrammatic and not to scale and, particularly, some of the dimensions are for the clarity of presentation and are shown exaggerated in the drawing Figures. Similarly, although the views in the drawings for the ease of description generally show similar orientations, this depiction in the Figures is arbitrary for the most part. Generally, the invention can be operated in any orientation.
- It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, discussions utilizing terms such as “processing” or “accessing” or “executing” or “storing” or “rendering” or the like, refer to the action and processes of a computer system, or similar electronic computing device, that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories and other computer readable media into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices. When a component appears in several embodiments, the use of the same reference numeral signifies that the component is the same component as illustrated in the original embodiment.
- Presented systems and methods facilitate efficient increase in hysteresis. The presented systems and methods can increase the hysteresis by adjusting the noise margin, including adjusting the voltage input low (VIL) point and voltage input high (VIH) point. In one embodiment, the described systems and methods involve modification of a Schmitt receiver. The modification can increase noise margin for wider swing inputs. Using this design in one exemplary implementation, a Schmitt receiver operating on a relatively low (e.g., 1.8V, etc.) rail can receive a signal with a relatively high (e.g., 3.3V, etc.) swing while exhibiting noise margins for a high (e.g., 3.3V, etc.) signal, which are much wider than noise margins for a low (e.g., 1.8V, etc.) signal.
-
FIG. 1 is a block diagram of a Schmitt trigger system 100 in accordance with one embodiment of the present invention. Schmitt trigger system 100 includes aninput component 110, atransition component 120, afeedback component 130 and anoutput component 140.Input component 110 andoutput component 140 are coupled totransition component 120 which is coupled to transitionpoint feedback component 130. - The components of Schmitt trigger system 100 are operable to perform switching operations.
Input component 110 is operable to receive an input signal.Transition component 120 is operable to transition the input signal.Feedback component 130 is operable to adjust a point at which a transition in the input signal occurs in the transition component.Output component 140 is operable to forward an output signal from the pull-up component. - It is appreciated a transition can be made to a variety of voltage levels (e.g., VDD, VDD-Vt, etc.). The transition point feedback component is operable to adjust a point at which a transition in the input signal occurs in a pull-up. In one exemplary implementation, the transition point feedback component is operable to adjust a point at which a transition in the input signal occurs in the transition component. In one embodiment, the transition point feedback component is operable to adjust a point at which a transition in the input signal occurs in a pull-down.
- Typically, Schmitt trigger points can exhibit hysteresis at 33%*VDDC (resulting in VIL) and 66%*VDDC (resulting in VIH). However, if VDDC=1.8V then this would make VIL far too low for a signal swing of 3.3V, which would require a VIL of 33%*(3.3V)=1.0V. This is approximately ˜50%*VDDC of 1.8V, significantly higher than regular Schmitt trigger points on the 1 to 0 transition. Furthermore, the required VIH of a 3.3V Swing signal, 66%*3.3V=2.2V, is above the VDDC of 1.8V. This is very difficult or impossible to achieve with a regular Schmitt Trigger.
- The design uses feedback to adjust (e.g., increase, decrease, etc.) VIH, VIL or both. It is appreciated that VIL adjustment can also be achieved using adjustment in relative device sizing (e.g., making a pull-up component stronger than a pull-down component, etc.). Due to hysteresis, in one embodiment the input to the inverter would be full rail (HIGH or LOW) except at the Schmitt trigger points.
-
FIG. 2 is a block diagram of a Schmitt trigger system 200 in accordance with one embodiment of the present invention. Schmitt trigger system 200 includes aninput component 210, a pull-upcomponent 220, a pull-down component 230, afeedback component 240, and anoutput component 250.Input component 210 is coupled to pull-upcomponent 220 and pull-down component 230 which are coupled tooutput component 250.Feedback component 240 is coupled to pull-upcomponent 220. In one embodiment, the pull-upcomponent 220 includes a PMOS component and the pull-down component 230 includes an NMOS component. - The components of Schmitt trigger system 200 cooperatively operate to invert signals with relatively large swings and wide noise margins.
Input component 210 is operable to receive an input signal. Pull-upcomponent 220 is operable to transition the input signal up (e.g., from a low to high, logical 0 to logical 1, etc.). Pull-down component 230 is operable to transition the input signal down (e.g., from a high to low, logical 1 to logical 0, etc.).Feedback component 240 is operable to adjust the voltage at which the pull-down component 230 allows transitions. In one exemplary implementation, it increases the voltage at which the pull-down component 230 is able to transition theoutput component 250 from 1 to 0.Output component 250 is operable to forward an output signal from the feedback component. - In one embodiment, the pull-up
component 220 is associated with VIL. The pull-upcomponent 220 pulls up to VDD. In one exemplary implementation, the pull-upcomponent 220 transitions the output signal from logical 0 to logical 1 as the input signal transitions from logical 1 to logical 0 and passes approximately 33% of VDD. In one embodiment, VIL can be 50% of VDD. In one exemplary implementation, the pull-upcomponent 220 can transition the input signal within a range (e.g., 28% to 37% of VDD, etc.). - In one embodiment, the pull-
down component 230 is associated with VIH. The pull-down component 230 pulls down to ground. The pull-down component 230 transitions the output signal from logical 1 to logical 0 as the input transitions from logical 0 to logical 1 and passes at approximately 66% of VDD. In one exemplary implementation, the pull-upcomponent 220 can transition the input signal within a range (e.g., 62% to 70% of VDD, etc.). In one embodiment, VIH is higher than VDD. - In one embodiment, the
feedback component 240 resists a transition of the input signal by the pull-down component. Resisting the transition enables the VIH to be adjusted (e.g., increased, etc.). - In one embodiment, on logical 1 to logical 0 transitions, the input to the inverter is logical 0, so the pull-up
PMOS 241 offeedback component 240 is off and exerts no influence. The Schmitt trigger point on logical 1 to logical 0 transitions can be made approximately ˜50%*VDDC by making PMOS1, PMOS2, and NMOS3 large relative to NMOS1, NMOS2, and PMOS3. In one exemplary implementation, this can be made to produce VIL=33%*3.3V, which is appropriate for 3.3V swing signals. - In one embodiment, the strength of the pull-up
component 220 is relatively large compared to the pull-down component. In one exemplary implementation, VIL is adjusted higher by the pull-up component interaction with the pull-down component. In one embodiment, on logical 0 to logical 1 transitions, the input to the inverter is “1” and the Pull-upPMOS 241 infeedback component 240 is ON. In one exemplary implementation, this means that even as the input signal passes VDDC=1.8V (so that PMOS1 and PMOS2 are OFF) NMOS1 and NMOS2 continue to pull-down against the Pull-up PMOS to pull the receiver's output to LOW. Once that happens, the Pull-up PMOS is turned OFF. This way, VIH can be made higher than VDDC and can be made to be 66%*3.3V, which is appropriate for 3.3V signals. -
FIG. 3 is a block diagram ofSchmitt trigger method 300 in accordance with one embodiment of the present invention. - In
block 310, a signal is received. It is appreciated that the received signal can be relatively low or relatively high. In one embodiment, the relatively low corresponds to a logical 0 and the relatively high corresponds to a logical 1. - In
block 320, a state of the signal is transitioned. A transition can include a pull-up, a pull-down, or both. In one embodiment, a pull-up transition includes changing a relatively low voltage input to a relatively high voltage output. In one exemplary implementation, the pull-up corresponds to a transition from a logical 0 to a logical 1. In one embodiment, a pull-down transition includes changing a relatively high voltage input to a relatively low voltage output. In one exemplary implementation, the pull-down corresponds to a transition from a logical 1 to a logical 0. - In
block 330, a point at which a transition of the input signal occurs is adjusted. In one embodiment, the adjusting is performed by feedback. In one exemplary implementation, the feedback fights the transition. The adjustment can include adjusting VIH, VIL of both. The adjusting can include widening a hysteresis range. - In
block 340, a signal is output after the transition. - In one embodiment, there is a circuit operating in a 1.8 V rail domain receiving a signal that with a 3.3 V swing. The present systems and methods adjust the VIL and VIH appropriately for 33% of 3.3 instead of 33% of 1.8.
FIG. 4 is an exemplary graph illustrating a hysteresis adjustment in accordance with one embodiment of the present invention. For example, the VIL of one third of 3.3 V (e.g., 1.1 V) is adjusted to one third of 1.8 V (e.g., 600 mV) and the VIH of two thirds of 1.8V (e.g., 1.2 V) is adjusted to two thirds of 3.3 V (e.g., 2.2). Thus the system can operate with a voltage swing value that is higher than the voltage rail itself. - It is appreciated that presented systems and methods can use feedback to increase hysteresis. The feedback can adjust the relative value of VIH and VIL or both. In one embodiment, the feedback can adjust the noise margin.
- It is appreciated that the feedback a conventional Schmitt trigger component may have a characteristic that may be considered a feedback and that the present feedback described herein is different or in addition to feedback characteristics that a conventional Schmitt trigger component may have. In one embodiment, the feedback of a presented system fights a transition with additional feedback than in conventional Schmitt trigger systems and facilitates greater flexibility in adjusting a VIL, a VIH, or both.
- Thus, the presented systems and methods facilitate efficient increase of hysteresis. The presented systems and methods can increase the hysteresis by decreasing the voltage input low (VIL) point and increasing voltage input high (VIH) point. The modification can enable a receiver operating on a relatively low voltage (e.g., 1.8V, etc.) rail to receive a signal with a relatively high (e.g., 3.3V, etc.) swing that exhibit noise margins for a high (e.g., 3.3V, etc.) signal.
- Although certain preferred embodiments and methods have been disclosed herein, it will be apparent from the foregoing disclosure to those skilled in the art that variations and modifications of such embodiments and methods may be made without departing from the spirit and scope of the invention. It is intended that the invention shall be limited only to the extent required by the appended claims and the rules and principles of applicable law.
Claims (20)
1. A Schmitt trigger system comprising:
an input component operable to receive an input signal;
a pull-up component operable to transition the input signal;
a feedback component operable to adjust a voltage in a high point at which a transition in the input signal occurs in the pull-up component; and
an output component operable to forward an output signal from the pull-up component.
2. The Schmitt trigger system of claim 1 the feedback component increases the voltage level of VIH.
3. The Schmitt trigger system of claim 2 wherein the pull-up component transitions the input signal within a range of 62% to 70% of VDD.
4. The Schmitt trigger system of claim 1 wherein VIH is higher than VDD.
5. The Schmitt trigger system of claim 1 wherein the feedback component resists a transition of the input signal by the pull-down component.
4. The Schmitt trigger system of claim 1 further comprising a pull-down component, wherein the strength of the pull-up component is relatively large compared to the pull-down component.
7. The Schmitt trigger system of claim 1 wherein VIL is adjusted higher by the pull-up component interaction with the pull-down component.
8. The Schmitt trigger system of claim 1 wherein the pull-up component includes a PMOS component.
9. The Schmitt trigger system of claim 1 wherein the pull-down includes an NMOS component.
10. A Schmitt trigger method comprising:
receiving a signal;
transitioning a state of the signal;
adjusting a point at which a transition of the input signal occurs; and
outputting a signal after the transition.
11. A Schmitt trigger method of claim 10 wherein the adjusting is performed by feedback.
12. A Schmitt trigger method of claim 10 wherein a VIH is adjusted.
13. A Schmitt trigger method of claim 10 wherein a VIL is adjusted.
14. A Schmitt trigger method of claim 10 wherein a hysteresis range is widened.
15. A Schmitt trigger method of claim 10 wherein the adjusting is performed by feedback that fights the transition.
16. A Schmitt trigger system comprising:
an input component operable to receive and input signal;
a transition component operable to transition the input signal;
a transition point feedback component operable to adjust the voltage at which the transition component allows transitions; and
an output component operable to forward an output signal from the transition point feedback component.
17. The Schmitt trigger component of claim 16 wherein the transition is to VDD.
18. The Schmitt trigger component of claim 16 wherein the transition is to VDD-Vt.
19. The Schmitt trigger component of claim 16 wherein the transition point feedback component operable to adjust a point at which a transition in the input signal occurs in a pull-up.
20. The Schmitt trigger component of claim 16 wherein transition point feedback component operable to adjust a point at which a transition in the input signal occurs in the transition component transition point feedback component operable to adjust a point at which a transition in the input signal occurs in a pull-down.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/730,650 US20140062561A1 (en) | 2012-09-05 | 2012-12-28 | Schmitt receiver systems and methods for high-voltage input signals |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261697283P | 2012-09-05 | 2012-09-05 | |
US13/730,650 US20140062561A1 (en) | 2012-09-05 | 2012-12-28 | Schmitt receiver systems and methods for high-voltage input signals |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140062561A1 true US20140062561A1 (en) | 2014-03-06 |
Family
ID=50186673
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/730,650 Abandoned US20140062561A1 (en) | 2012-09-05 | 2012-12-28 | Schmitt receiver systems and methods for high-voltage input signals |
US13/730,668 Active US8947137B2 (en) | 2012-09-05 | 2012-12-28 | Core voltage reset systems and methods with wide noise margin |
US14/596,068 Active US9742396B2 (en) | 2012-09-05 | 2015-01-13 | Core voltage reset systems and methods with wide noise margin |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/730,668 Active US8947137B2 (en) | 2012-09-05 | 2012-12-28 | Core voltage reset systems and methods with wide noise margin |
US14/596,068 Active US9742396B2 (en) | 2012-09-05 | 2015-01-13 | Core voltage reset systems and methods with wide noise margin |
Country Status (1)
Country | Link |
---|---|
US (3) | US20140062561A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9130563B1 (en) * | 2014-05-22 | 2015-09-08 | Xilinx, Inc. | Programmable receivers and methods of implementing a programmable receiver in an integrated circuit |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3984703A (en) * | 1975-06-02 | 1976-10-05 | National Semiconductor Corporation | CMOS Schmitt trigger |
US6046617A (en) * | 1998-06-25 | 2000-04-04 | National Semiconductor Corporation | CMOS level detection circuit with hysteresis having disable/enable function and method |
US6275070B1 (en) * | 1999-09-21 | 2001-08-14 | Motorola, Inc. | Integrated circuit having a high speed clock input buffer |
Family Cites Families (102)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4464587A (en) | 1980-10-14 | 1984-08-07 | Tokyo Shibaura Denki Kabushiki Kaisha | Complementary IGFET Schmitt trigger logic circuit having a variable bias voltage logic gate section |
US4868832A (en) | 1986-04-30 | 1989-09-19 | Marrington S Paul | Computer power system |
US5233613A (en) * | 1988-03-29 | 1993-08-03 | Advanced Micro Devices, Inc. | Reliable watchdog timer |
US5218704A (en) | 1989-10-30 | 1993-06-08 | Texas Instruments | Real-time power conservation for portable computers |
JP2507677B2 (en) | 1990-06-28 | 1996-06-12 | 富士通株式会社 | Distributed data processor |
IL105638A0 (en) | 1992-05-13 | 1993-09-22 | Southwest Bell Tech Resources | Storage controlling system and method for transferring information |
US5339445A (en) | 1992-11-16 | 1994-08-16 | Harris Corporation | Method of autonomously reducing power consumption in a computer sytem by compiling a history of power consumption |
US5510740A (en) | 1993-04-21 | 1996-04-23 | Intel Corporation | Method for synchronizing clocks upon reset |
JPH0721336A (en) * | 1993-07-05 | 1995-01-24 | Mitsubishi Electric Corp | Contact type portable equipment and non-contact type portable equipment |
US5438681A (en) | 1993-08-24 | 1995-08-01 | Mensch, Jr.; William D. | Topography for CMOS microcomputer |
US5588099A (en) | 1994-09-01 | 1996-12-24 | Microsoft Corporation | Method and system for automatically resizing tables |
US5586308A (en) | 1994-10-19 | 1996-12-17 | Advanced Micro Devices, Inc. | Clock control unit responsive to a power management state for clocking multiple clocked circuits connected thereto |
US5517441A (en) | 1994-12-14 | 1996-05-14 | International Business Machines Corporation | Content addressable memory circuitry and method of operation |
US5471189A (en) | 1994-12-14 | 1995-11-28 | International Business Machines Corp. | Comparator circuitry and method of operation |
US5649222A (en) | 1995-05-08 | 1997-07-15 | Microsoft Corporation | Method for background spell checking a word processing document |
US5687382A (en) | 1995-06-07 | 1997-11-11 | Hitachi America, Ltd. | High speed, reduced power memory system implemented according to access frequency |
US6728959B1 (en) | 1995-08-08 | 2004-04-27 | Novell, Inc. | Method and apparatus for strong affinity multiprocessor scheduling |
KR0150072B1 (en) | 1995-11-30 | 1998-10-15 | 양승택 | Device for controlling memory data path in parallel processing computer system |
US5758133A (en) | 1995-12-28 | 1998-05-26 | Vlsi Technology, Inc. | System and method for altering bus speed based on bus utilization |
US5889529A (en) | 1996-03-22 | 1999-03-30 | Silicon Graphics, Inc. | System and method for generating and displaying complex graphic images at a constant frame rate |
US5828868A (en) | 1996-11-13 | 1998-10-27 | Intel Corporation | Processor having execution core sections operating at different clock rates |
US5862368A (en) | 1996-12-11 | 1999-01-19 | Dell Usa, L.P. | Process to allow automatic microprocessor clock frequency detection and selection |
US5991311A (en) | 1997-10-25 | 1999-11-23 | Centillium Technology | Time-multiplexed transmission on digital-subscriber lines synchronized to existing TCM-ISDN for reduced cross-talk |
US6061679A (en) | 1997-11-25 | 2000-05-09 | International Business Machines Corporation | Creating and searching a data structure ordered by ranges of key masks associated with the data structure |
US6029170A (en) | 1997-11-25 | 2000-02-22 | International Business Machines Corporation | Hybrid tree array data structure and method |
US6678831B1 (en) | 1997-12-11 | 2004-01-13 | Hewlett-Packard Development Company, L.P. | Managing power states in a computer system |
US6040845A (en) | 1997-12-22 | 2000-03-21 | Compaq Computer Corp. | Device and method for reducing power consumption within an accelerated graphics port target |
JP3777768B2 (en) | 1997-12-26 | 2006-05-24 | 株式会社日立製作所 | Semiconductor integrated circuit device, storage medium storing cell library, and method of designing semiconductor integrated circuit |
KR100263667B1 (en) | 1997-12-30 | 2000-08-01 | 김영환 | A schmit trigger circuit |
US6163583A (en) | 1998-03-25 | 2000-12-19 | Sony Corporation Of Japan | Dynamic clocking apparatus and system for reducing power dissipation |
US6169984B1 (en) | 1998-04-01 | 2001-01-02 | Microsoft Corporation | Global incremental type search navigation directly from printable keyboard character input |
US6169546B1 (en) | 1998-04-01 | 2001-01-02 | Microsoft Corporation | Global viewer scrolling system |
US6249284B1 (en) | 1998-04-01 | 2001-06-19 | Microsoft Corporation | Directional navigation system in layout managers |
US20020126751A1 (en) | 1998-05-22 | 2002-09-12 | Christoph E. Scheurich | Maintaining a frame rate in a digital imaging system |
US6762768B2 (en) | 1998-06-01 | 2004-07-13 | Ati Technologies, Inc. | Method and apparatus for rendering an object using texture variant information |
US6134167A (en) | 1998-06-04 | 2000-10-17 | Compaq Computer Corporation | Reducing power consumption in computer memory |
JP4008583B2 (en) | 1998-07-22 | 2007-11-14 | 株式会社沖データ | Electronics |
US6212645B1 (en) | 1998-10-09 | 2001-04-03 | Mediaq Inc. | Programmable and flexible power management unit |
CA2277717C (en) | 1999-07-12 | 2006-12-05 | Mosaid Technologies Incorporated | Circuit and method for multiple match detection in content addressable memories |
US6243280B1 (en) | 1999-09-09 | 2001-06-05 | Netlogic Microsystems, Inc. | Selective match line pre-charging in a partitioned content addressable memory array |
US6191969B1 (en) | 1999-09-09 | 2001-02-20 | Net Logic Microsystems, Inc. | Selective match line discharging in a partitioned content addressable memory array |
KR100361340B1 (en) | 2000-05-15 | 2002-12-05 | 엘지전자 주식회사 | Controlling method for cpu clock |
US6775776B1 (en) | 2000-06-27 | 2004-08-10 | Intel Corporation | Biometric-based authentication in a nonvolatile memory device |
JP3853576B2 (en) | 2000-06-29 | 2006-12-06 | 株式会社東芝 | Circuit automatic generation apparatus, circuit automatic generation method, and recording medium describing circuit automatic generation program |
US6754837B1 (en) | 2000-07-17 | 2004-06-22 | Advanced Micro Devices, Inc. | Programmable stabilization interval for internal stop grant state during which core logic is supplied with clocks and power to minimize stabilization delay |
US20050015321A1 (en) | 2000-08-30 | 2005-01-20 | Susanne Vindekilde | System and method for listing offerings of commercial paper and other interests |
US7058834B2 (en) | 2001-04-26 | 2006-06-06 | Paul Richard Woods | Scan-based state save and restore method and system for inactive state power reduction |
US6845456B1 (en) | 2001-05-01 | 2005-01-18 | Advanced Micro Devices, Inc. | CPU utilization measurement techniques for use in power management |
US6990594B2 (en) | 2001-05-02 | 2006-01-24 | Portalplayer, Inc. | Dynamic power management of devices in computer system by selecting clock generator output based on a current state and programmable policies |
US6778390B2 (en) | 2001-05-15 | 2004-08-17 | Nvidia Corporation | High-performance heat sink for printed circuit boards |
US6687715B2 (en) | 2001-06-28 | 2004-02-03 | Intel Corporation | Parallel lookups that keep order |
US6742097B2 (en) | 2001-07-30 | 2004-05-25 | Rambus Inc. | Consolidation of allocated memory to reduce power consumption |
JP4974202B2 (en) | 2001-09-19 | 2012-07-11 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit |
FR2830857B1 (en) | 2001-10-15 | 2004-07-30 | Pechiney Aluminium | COATING PRECURSOR AND METHOD FOR COATING A SUBSTRATE WITH A REFRACTORY LAYER |
US6911860B1 (en) * | 2001-11-09 | 2005-06-28 | Altera Corporation | On/off reference voltage switch for multiple I/O standards |
CA2384039C (en) | 2001-12-28 | 2012-08-14 | Mosaid Technologies Incorporated | Low power content addressable memory architecture |
US6768659B2 (en) | 2001-12-31 | 2004-07-27 | Mosaid Technologies Incorporated | Circuit and method for reducing power usage in a content addressable memory |
US6950951B2 (en) | 2002-04-30 | 2005-09-27 | Arm Limited | Power control signalling |
US7000127B2 (en) | 2002-04-30 | 2006-02-14 | Dell Products L.P. | Power saving circuit for display system |
US6894691B2 (en) | 2002-05-01 | 2005-05-17 | Dell Products L.P. | Dynamic switching of parallel termination for power management with DDR memory |
US7007247B1 (en) | 2002-05-24 | 2006-02-28 | Cadence Design Systems, Inc. | Method and mechanism for RTL power optimization |
JP2004021574A (en) | 2002-06-17 | 2004-01-22 | Hitachi Ltd | Semiconductor device |
US7028154B2 (en) | 2002-06-18 | 2006-04-11 | Hewlett-Packard Development Company, L.P. | Procedure to reduce copy time for data backup from short-term to long-term memory |
US6816809B2 (en) | 2002-07-23 | 2004-11-09 | Hewlett-Packard Development Company, L.P. | Hardware based utilization metering |
US7100013B1 (en) | 2002-08-30 | 2006-08-29 | Nvidia Corporation | Method and apparatus for partial memory power shutoff |
US6901298B1 (en) | 2002-09-30 | 2005-05-31 | Rockwell Automation Technologies, Inc. | Saving and restoring controller state and context in an open operating system |
JP3724472B2 (en) | 2002-10-16 | 2005-12-07 | ソニー株式会社 | Electronic equipment and power supply method |
US7043649B2 (en) | 2002-11-20 | 2006-05-09 | Portalplayer, Inc. | System clock power management for chips with multiple processing modules |
EP1623349B1 (en) | 2003-05-07 | 2018-01-24 | Conversant Intellectual Property Management Inc. | Managing power on integrated circuits using power islands |
US7174472B2 (en) | 2003-05-20 | 2007-02-06 | Arm Limited | Low overhead integrated circuit power down and restart |
TW200519573A (en) | 2003-12-04 | 2005-06-16 | Compal Electronics Inc | Method for dynamically adjusting frequency of CPU |
US7529958B2 (en) | 2004-11-15 | 2009-05-05 | Charles Roth | Programmable power transition counter |
US7659746B2 (en) | 2005-02-14 | 2010-02-09 | Qualcomm, Incorporated | Distributed supply current switch circuits for enabling individual power domains |
US7187205B2 (en) | 2005-02-25 | 2007-03-06 | Freescale Semiconductor, Inc. | Integrated circuit storage element having low power data retention and method therefor |
FR2884371B1 (en) * | 2005-04-07 | 2007-07-06 | St Microelectronics Sa | VOLTAGE LEVEL OFFSET DEVICE |
US7434072B2 (en) | 2005-04-25 | 2008-10-07 | Arm Limited | Integrated circuit power management control |
US7355440B1 (en) | 2005-12-23 | 2008-04-08 | Altera Corporation | Method of reducing leakage current using sleep transistors in programmable logic device |
US8102398B2 (en) | 2006-03-03 | 2012-01-24 | Ati Technologies Ulc | Dynamically controlled power reduction method and circuit for a graphics processor |
US7610571B2 (en) | 2006-04-14 | 2009-10-27 | Cadence Design Systems, Inc. | Method and system for simulating state retention of an RTL design |
US7414550B1 (en) | 2006-06-30 | 2008-08-19 | Nvidia Corporation | Methods and systems for sample rate conversion and sample clock synchronization |
US7739533B2 (en) | 2006-09-22 | 2010-06-15 | Agere Systems Inc. | Systems and methods for operational power management |
JP5090008B2 (en) * | 2007-02-07 | 2012-12-05 | 三菱電機株式会社 | Semiconductor device and shift register circuit |
EP2075696A3 (en) | 2007-05-10 | 2010-01-27 | Texas Instruments Incorporated | Interrupt- related circuits, systems and processes |
US20080307240A1 (en) | 2007-06-08 | 2008-12-11 | Texas Instruments Incorporated | Power management electronic circuits, systems, and methods and processes of manufacture |
US7945875B2 (en) | 2007-06-14 | 2011-05-17 | Texas Instruments Incorporated | Methodology for hierarchy separation at asynchronous clock domain boundaries for multi-voltage optimization using design compiler |
US7954078B1 (en) | 2007-06-29 | 2011-05-31 | Cadence Design Systems, Inc. | High level IC design with power specification and power source hierarchy |
US8249616B2 (en) | 2007-08-23 | 2012-08-21 | Texas Instruments Incorporated | Satellite (GPS) assisted clock apparatus, circuits, systems and processes for cellular terminals on asynchronous networks |
US7730248B2 (en) | 2007-12-13 | 2010-06-01 | Texas Instruments Incorporated | Interrupt morphing and configuration, circuits, systems and processes |
US8327173B2 (en) | 2007-12-17 | 2012-12-04 | Nvidia Corporation | Integrated circuit device core power down independent of peripheral device operation |
GB2455744B (en) | 2007-12-19 | 2012-03-14 | Advanced Risc Mach Ltd | Hardware driven processor state storage prior to entering a low power mode |
US8775839B2 (en) | 2008-02-08 | 2014-07-08 | Texas Instruments Incorporated | Global hardware supervised power transition management circuits, processes and systems |
US20090204835A1 (en) | 2008-02-11 | 2009-08-13 | Nvidia Corporation | Use methods for power optimization using an integrated circuit having power domains and partitions |
US7904847B2 (en) | 2008-02-18 | 2011-03-08 | International Business Machines Corporation | CMOS circuit leakage current calculator |
US9423846B2 (en) | 2008-04-10 | 2016-08-23 | Nvidia Corporation | Powered ring to maintain IO state independent of the core of an integrated circuit device |
US8108194B2 (en) | 2008-04-25 | 2012-01-31 | Cadence Design Systems, Inc. | Peak power detection in digital designs using emulation systems |
US8443034B2 (en) | 2009-06-05 | 2013-05-14 | Empire Technology Development, Llc | Input vector selection for reducing current leakage in integrated circuits |
US8484498B2 (en) | 2010-08-26 | 2013-07-09 | Advanced Micro Devices | Method and apparatus for demand-based control of processing node performance |
US9171350B2 (en) | 2010-10-28 | 2015-10-27 | Nvidia Corporation | Adaptive resolution DGPU rendering to provide constant framerate with free IGPU scale up |
US8570077B2 (en) * | 2010-12-17 | 2013-10-29 | Qualcomm Incorporated | Methods and implementation of low-power power-on control circuits |
CN103492888B (en) * | 2011-04-21 | 2016-11-23 | 瑞萨电子株式会社 | On-off circuit, selection circuit and voltage measuring device |
US8872554B2 (en) * | 2012-01-06 | 2014-10-28 | Silicon Laboratories Inc. | Externally configurable power-on-reset systems and methods for integrated circuits |
US8988146B1 (en) * | 2013-06-07 | 2015-03-24 | Ion E. Opris | Voltage amplifier for capacitive sensing devices using very high impedance |
-
2012
- 2012-12-28 US US13/730,650 patent/US20140062561A1/en not_active Abandoned
- 2012-12-28 US US13/730,668 patent/US8947137B2/en active Active
-
2015
- 2015-01-13 US US14/596,068 patent/US9742396B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3984703A (en) * | 1975-06-02 | 1976-10-05 | National Semiconductor Corporation | CMOS Schmitt trigger |
US6046617A (en) * | 1998-06-25 | 2000-04-04 | National Semiconductor Corporation | CMOS level detection circuit with hysteresis having disable/enable function and method |
US6275070B1 (en) * | 1999-09-21 | 2001-08-14 | Motorola, Inc. | Integrated circuit having a high speed clock input buffer |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9130563B1 (en) * | 2014-05-22 | 2015-09-08 | Xilinx, Inc. | Programmable receivers and methods of implementing a programmable receiver in an integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
US20140062547A1 (en) | 2014-03-06 |
US20150256174A1 (en) | 2015-09-10 |
US8947137B2 (en) | 2015-02-03 |
US9742396B2 (en) | 2017-08-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8581628B2 (en) | Low voltage transmitter with high output voltage | |
KR102122304B1 (en) | Voltage level shifter with a low-latency voltage boost circuit | |
US20090066386A1 (en) | Mtcmos flip-flop with retention function | |
US8324955B2 (en) | Level shifter design | |
US20130257505A1 (en) | Level shifter circuits capable of dealing with extreme input signal level voltage drops and compensating for device pvt variation | |
CN107257236B (en) | Apparatus, system, and method for voltage level translation | |
US7977997B2 (en) | Generating a full rail signal | |
US11404094B2 (en) | Transmitter circuitry with N-type pull-up transistor and low output voltage swing | |
US20140152368A1 (en) | Receiving circuits for core circuits | |
CN105207658A (en) | Output buffer | |
US20140062561A1 (en) | Schmitt receiver systems and methods for high-voltage input signals | |
US20120206180A1 (en) | Level-up shifter circuit | |
US10291210B2 (en) | Level conversion device and method | |
JP2008147940A (en) | Semiconductor integrated circuit | |
US9893726B1 (en) | Low power level shifter circuit | |
US10659015B2 (en) | Method, apparatus, and system for a level shifting latch with embedded logic | |
US10382038B2 (en) | System and method of acceleration of slow signal propagation paths in a logic circuit | |
US20160233854A1 (en) | Low power clamp for electrical overstress protection | |
US11223354B2 (en) | Low current, wide range input common mode LVDS receiver devices and methods | |
US8634256B2 (en) | Multi-mode interface circuit | |
US8872571B2 (en) | Level shifter and operational amplifier | |
US7786788B2 (en) | Systems including level shifter having voltage distributor | |
KR20230107865A (en) | Self-Biased Differential Transmitter | |
US20120062274A1 (en) | Schmitt circuit | |
JP2012100163A (en) | Output circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NVIDIA CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LI, ALAN;REEL/FRAME:029543/0611 Effective date: 20121228 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |