US20140086361A1 - Processor having instruction set with user-defined non-linear functions for digital pre-distortion (dpd) and other non-linear applications - Google Patents
Processor having instruction set with user-defined non-linear functions for digital pre-distortion (dpd) and other non-linear applications Download PDFInfo
- Publication number
- US20140086361A1 US20140086361A1 US13/701,384 US201213701384A US2014086361A1 US 20140086361 A1 US20140086361 A1 US 20140086361A1 US 201213701384 A US201213701384 A US 201213701384A US 2014086361 A1 US2014086361 A1 US 2014086361A1
- Authority
- US
- United States
- Prior art keywords
- user
- linear function
- processor
- linear
- specified parameter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000012886 linear function Methods 0.000 title claims abstract description 59
- 230000006870 function Effects 0.000 claims abstract description 14
- 238000012545 processing Methods 0.000 claims abstract description 10
- 230000004044 response Effects 0.000 claims abstract description 7
- 239000013598 vector Substances 0.000 claims description 30
- 238000000034 method Methods 0.000 claims description 25
- 238000010586 diagram Methods 0.000 description 9
- 230000008569 process Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 230000003044 adaptive effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- VIEYMVWPECAOCY-UHFFFAOYSA-N 7-amino-4-(chloromethyl)chromen-2-one Chemical compound ClCC1=CC(=O)OC2=CC(N)=CC=C21 VIEYMVWPECAOCY-UHFFFAOYSA-N 0.000 description 1
- 102000010029 Homer Scaffolding Proteins Human genes 0.000 description 1
- 108010077223 Homer Scaffolding Proteins Proteins 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000001364 causal effect Effects 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000005574 cross-species transmission Effects 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 230000006735 deficit Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03178—Arrangements involving sequence estimation techniques
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03828—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
- H04L25/03834—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties using pulse shaping
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/15—Correlation function computation including computation of convolution operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
- G06F9/3893—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
- G06F9/3895—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0288—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers using a main and one or several auxiliary peaking amplifiers whereby the load is connected to the main amplifier using an impedance inverter, e.g. Doherty amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3258—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits based on polynomial terms
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High frequency amplifiers, e.g. radio frequency amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
- H04B1/0475—Circuits with means for limiting noise, interference or distortion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/62—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission for providing a predistortion of the signal in the transmitter and corresponding correction in the receiver, e.g. for improving the signal/noise ratio
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0054—Maximum-likelihood or sequential decoding, e.g. Viterbi, Fano, ZJ algorithms
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03178—Arrangements involving sequence estimation techniques
- H04L25/03203—Trellis search techniques
- H04L25/03216—Trellis search techniques using the M-algorithm
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/22—Demodulator circuits; Receiver circuits
- H04L27/233—Demodulator circuits; Receiver circuits using non-coherent demodulation
- H04L27/2334—Demodulator circuits; Receiver circuits using non-coherent demodulation using filters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2614—Peak power aspects
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2614—Peak power aspects
- H04L27/2623—Reduction thereof by clipping
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/336—A I/Q, i.e. phase quadrature, modulator or demodulator being used in an amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
- H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
- H03F2201/3209—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion the amplifier comprising means for compensating memory effects
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
- H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
- H03F2201/3212—Using a control circuit to adjust amplitude and phase of a signal in a signal path
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
- H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
- H03F2201/3224—Predistortion being done for compensating memory effects
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
- H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
- H03F2201/3233—Adaptive predistortion using lookup table, e.g. memory, RAM, ROM, LUT, to generate the predistortion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
- H04B2001/0408—Circuits with power amplifiers
Definitions
- the present invention is related to digital signal processing techniques and, more particularly, to techniques for evaluating user-defined non-linear functions.
- Digital pre-distortion is a technique used to linearize a power amplifier in a transmitter to improve the efficiency of the power amplifier.
- a power amplifier in a transmitter typically must be substantially linear, so that a signal is accurately reproduced. Compression of the input signal or a non-linear relationship between the input signal and output signal causes the output signal spectrum to spill over into adjacent channels, causing interference. This effect is commonly referred to as spectral re-growth.
- a digital pre-distortion circuit inversely models the gain and phase characteristics of the power amplifier and, when combined with the amplifier, produces an overall system that is more linear and reduces distortion that would otherwise be caused by the power amplifier.
- An inverse distortion is introduced into the input of the amplifier, thereby reducing any non-linearity the amplifier might otherwise have.
- Digital pre-distortion is typically implemented using hardwired logic due to the high sampling, rates. While such hardware-based DPD techniques effectively linearize a power amplifier they suffer from a number of limitations, which if overcome, could further improve the efficiency and flexibility of DPD circuits. For example, existing hardware-based DPD techniques lack flexibility and it is expensive, time consuming and challenging to modify the DPD design for a new RF design.
- Digital pre-distortion and other non-linear applications must often process one or more non-linear functions that include one or more parameters specified by a user, such as filter coefficient values or values from a look-up table.
- DPD digital pre-distortion
- a processor having an instruction set with user-defined non-linear functions for digital pre-distortion (DPD) and other non-linear applications.
- a signal processing function such as DPD, is implemented in software by obtaining at least one software instruction that performs at least one non-linear function for an input value, x, wherein the at least one non-linear function comprises at least one user-specified parameter; in response to at least one of the software instructions for at least one non-linear function having at least one user-specified parameter, performing the following steps: invoking at least one functional unit that implements the at least one software instruction to apply the non-linear function to the input value, x; and generating an output corresponding to the non-linear function for the input value, x.
- the user-specified parameter can optionally be loaded from memory into at least one register.
- the user-specified parameter may comprise a look-up table storing values of the non-linear function for a finite number of input values.
- the user-specified parameter may comprise one or more coefficients employed by the non-linear function to perform polynomial interpolation between entries of the look-up table.
- FIG. 1 illustrates portions of an exemplary transmitter in which aspects of the present invention may be employed
- FIG. 2 illustrates portions of an alternate exemplary transmitter in which aspects of the present invention may be employed
- FIG. 3 illustrates exemplary pseudo code to implement a DPD function iii software on a vector processor of 16 component vectors using a user-defined non-linear instruction ⁇ m,l ;
- FIGS. 4A and 4B are graphical illustrations of exemplary functional block diagrams
- FIG. 5A illustrates an individual user-defined non-linear function ⁇ m,l as a function of x(n);
- FIG. 5B illustrates an exemplary approximation of the individual user-defined non-linear function ⁇ m,l of FIG. 5A ;
- FIG. 6 illustrates a Taylor Sum computation block
- FIG. 7 is a schematic block diagram of an exemplary vector-based digital processor that evaluates a user-defined non-linear function for one or more complex numbers simultaneously in accordance with an embodiment of the present invention.
- FIG. 1 illustrates portions of an exemplary transmitter 100 in which aspects of the present invention may be employed.
- the exemplary transmitter portion 100 comprises a channel filter and digital up conversion (DUC) stage 110 , a crest factor reduction (CFR) stage 120 , a digital pre-distortion (DPD) stage 130 and an optional equalization and/or IQ imbalance correction stage 140 .
- the channel filter and digital up conversion stage 110 performs channel filtering using, for example finite impulse response (FIR) filters and digital up conversion to convert a digitized baseband signal to an intermediate frequency (IF).
- FIR finite impulse response
- IF intermediate frequency
- the crest factor reduction stage 120 limits the peak-to-average ratio (PAR) of the transmitted signal.
- the digital pre-distortion stage 130 linearizes the power amplifier to improve efficiency.
- the equalization stage 140 employs RF channel equalization to mitigate channel impairments.
- digital pre-distortion non-linear processing and other non-linear applications are performed in software on a processor having an instruction set with one or more user-defined non-linear functions pre-distortion (DPD) and other non-linear applications.
- a user-defined non-linear instruction is used to compute a non-linear function having least one parameter that must be specified by a user.
- the user-defined non-linear ruction receives with an input scalar or vector and produces an output scalar or vector.
- the output vector comprises output samples that are a non-linear function of the input samples.
- the present invention is illustrated in the context of digital pre-distortion, the present invention can be used for any non-linear application employing one or inure user-defined non-linear functions.
- the present invention can be applied in handsets, base stations and other network elements.
- FIG. 2 illustrates portions of an alternate exemplary transmitter 200 in which aspects of the present invention may be employed.
- the exemplary transmitter portion 200 comprises two pulse shaping and low pass filter (LPF) stages 210 - 1 , 210 - 2 and two digital up-converters 220 - 1 , 220 - 2 which process a complex signal I, Q.
- the exemplary transmitter portion 200 of FIG. 2 does not include the crest factor reduction stage 120 of FIG. 1 , but a CFR stage could optionally be included.
- the complex input (I,Q) is then applied to a digital pre-distorter 230 of FIG. 2 and is the focus of the exemplary embodiment of the invention.
- the digital pre-distorter 230 of FIG. 2 is discussed further below, for example, in conjunction with FIGS. 3 and 4 .
- the output of the digital pre distorter 230 is applied in parallel to two digital analog converters (DACs) 240 - 1 , 240 - 2 , and the analog signals are then processed by a quadrature modulation stage 250 that further up converts the signals to an RF signal.
- DACs digital analog converters
- the output 255 of the quadrature modulation stage 250 is applied to a power amplifier 260 , such as a Doherty amplifier or a drain modulator.
- a power amplifier 260 such as a Doherty amplifier or a drain modulator.
- the digital pre-distorter 230 linearizes the power amplifier 260 to improve the efficiency, of the power amplifier by extending its linear range to higher transmit powers.
- a feedback path 265 the output of the power amplifier 260 is applied to an attenuator 270 before being applied to a demodulation stage 280 that down converts the signal to baseband.
- the down applied to an analog to digital converter (ADC) 290 to digitize the signal.
- ADC analog to digital converter
- the digitized samples are then processed by a complex adaptive algorithm 295 that generates parameters w for the digital pre-distorter 230 .
- the complex adaptive algorithm 295 is outside the scope of the present application. Known techniques can be employed to generate the parameters for the digital pre-distorter 230 .
- a digital pre-distorter 230 can be implemented as a non-linear filter using a Volterra series model of non-linear systems.
- the Volterra series is a model for non-linear behavior in a similar manner to a Taylor series.
- the Volterra series differs from the Taylor series in its ability to capture “memory” effects.
- the Volterra series can be used to approximate the response of a non-linear system to a given input if the output of this system depends strictly on the input at that particular time. In the Volterra series, the output of the non-linear system depends on the input to the system at other times. Thus, the Volterra series allows the “memory” effect of devices to be captured.
- a causal system with memory can be expressed as:
- the Volterra series can be considered as a combination of the two:
- y k ( t ) ⁇ ⁇ ⁇ . . . ⁇ ⁇ h k ( ⁇ 1 , . . . , ⁇ k ) x ( t ⁇ 1 ) . . . x ( t ⁇ k ) d ⁇ 1 . . . d ⁇ k
- f(x) is a non-linear function having one or more user-specified parameters assumed to be accelerated in accordance with an aspect of the invention using the user-defined non-linear instruction vec_nl, discussed below. It is noted that other basis functions other than xk for non-linear decomposition are possible.
- the user-defined non-linear instruction ⁇ m,l can be processed, for example, by a vector processor.
- the ⁇ m,l is an m ⁇ l array of non-linear functions.
- Each non-linear function can have a user-specified parameter, such a look-up table or coefficients.
- the look-up table can be a polynomial approximation of the user-defined non-linear instruction ⁇ m,l .
- the look-up table for each user-defined non-linear instruction ⁇ m,l in the m ⁇ l array can be stored in memory and loaded into a register associated with a functional unit when the instruction is processed by the processor. The input samples can then be evaluated on the individual non-linear instruction ⁇ m,l in the m ⁇ l array.
- FIG. 3 illustrates exemplary pseudo code AO to implement a DPD function in software on a vector processor of 16 component vectors using a user-defined non-linear instruction ⁇ m,l of equation (1).
- the exemplary pseudo code 300 comprises a first portion 310 to compute a magnitude of the input x.
- the look-up table for an individual non-linear instruction ⁇ m,l in the m ⁇ l array can be loaded into a register.
- the exemplary pseudo code 300 comprises a portion 330 to implement equation (1) (e.g., input samples, perform a square operation on the samples, compute the non-linear function and then multiply accumulate the result).
- FIG. 4A is a graphical illustration of an exemplary functional block diagram 400 that implements equation (1).
- 2k is used instead of
- the exemplary circuit 400 comprises a plurality of delay elements, such as delay elements 405 - 1 through 405 - 5 to generate the x(n ⁇ m) term of equation (1) and delay elements 405 - 6 through 405 - 9 to generate the
- the exemplary functional block diagram 400 comprises an array of functional units 420 - 1 , 1 through 420 - 4 , 4 that receive the appropriate
- the exemplary functional block diagram 400 also comprises a plurality of multipliers (x) that receive the appropriate x(n ⁇ m) term and multiply it with the output of the corresponding m,l functional unit 420 .
- the outputs of the multiplication each row are added by adders (+) 430 and the outputs of each adder 430 in a given row are summed by a corresponding adder 440 to generate the output y(n).
- FIG. 4B provides a graphical illustration 450 of an alternate exemplary functional block diagram 450 that implements equation (1) with a reduced number of multiply operations.
- the exemplary circuit 450 comprises a plurality of delay elements, such as delay elements 455 - 1 through 455 - 5 to generate the x(n ⁇ m) term of equation (1) and delay elements 455 - 7 through 455 - 9 to generate the
- the exemplary functional block diagram 450 comprises an array of functional units 470 - 1 , 1 through 470 - 4 , 4 that receive the appropriate
- Adders 480 compute the non-linear gains (sum of non-linear functions of magnitude of the input).
- the exemplary functional block diagram 450 also comprises a plurality of multipliers (x) 475 that receive the appropriate ⁇ (n ⁇ m) term and multiply it with the output of the summed output of a column of corresponding m,l functional units 470 .
- the non-linear gains from adders 480 are applied to the input data (complex multiply-accumulate (CMAC) operations).
- CMAC complex multiply-accumulate
- FIG. 5A illustrates an individual user-defined non-linear function ⁇ m,l 500 as a function of x(n).
- FIG. 5B illustrates an exemplary approximation 550 of the individual user-defined non-linear function ⁇ m,l of FIG. 5A .
- the exemplary approximation 550 of FIG. 5B uses segmented Taylor series look-up tables.
- the non-linear function ⁇ m,l 500 is decomposed into j segments.
- the samples 560 - 1 through 560 - j associated with each segment is stored in a look-up table. If a sample is stored in the look-up table for a given x, the sample can be retrieved from the look-up table and directly employed in the non-linear function evaluation.
- a linear interpolation or more generally a Taylor series-based interpolation is performed in hardware within the functional unit to obtain the result, as discussed further below in conjunction with FIG. 6 .
- the non-linear digital pre-distortion operation can be described by Taylor series coefficients in different segments of the input signal 550 .
- in the look-up table there are 128 complex entries (16 bit complex and 16 bit real).
- a linear interpolation is performed in hardware within the functional unit to obtain the result.
- a Taylor series computation can be performed as a cubic interpolation to evaluate the small cubic polynomial, as follows:
- ⁇ ( ⁇ ) can be computed as follows. See, also, U.S. patent application Ser. No. 12/324,934, filed Nov. 28, 2008, entitled “Digital Signal Processor With One Or More Non-Linear Functions Using Factorized Polynomial Interpolation.” incorporated by reference herein.
- Equation (3) has been reduced to only 3 multiplication and 3 addition operations.
- ⁇ ( ⁇ ) is an offset from the value stored in the look-up table.
- FIG. 6 illustrates a Taylor Sum computation block 600 that implements equation (3).
- the coefficients b 0 , b 1 , b 2 , b 3 are retrieved from the look-up table 650 .
- the Taylor Sum computation block 600 implements equation (3) with only 3 multiplication ( 610 ) operations and 3 addition ( 620 ) operations.
- FIG. 7 is a schematic block diagram of an exemplary vector-based digital processor 700 that evaluates a user-defined non-linear function for one or more complex numbers simultaneously in accordance with an embodiment of the present invention.
- the vector-based implementation of FIG. 7 performs different processes concurrently.
- the vector-based digital processor 700 contains plural functional units 710 - 1 through 710 -N for evaluating user-defined non-linear functions.
- the vector-based digital processor 700 processes a vector of inputs x and generates a vector of outputs, y(n).
- the exemplary vector-based digital processor 700 is shown for a 16-way vector processor nl instruction implemented as:
- vec_nl (x1, x2, . . . , x16), range of x[k] from 0 to 1
- the vector-based digital processor 700 can perform 16 such non-linear operations and linearly combine them in a single cycle.
- the user-defined non-linear function can be expressed as:
- the functional units 710 receive the user-specification, such as the look-up tables or coefficients, from memory for storage in a register.
- the functions of the present invention can be embodied in the form of methods and apparatuses for practicing those methods.
- One or more aspects of the present invention can be embodied in the form of program code, for example, whether stored in a storage medium, loaded into and/or executed by a machine, wherein, when the program code is loaded into and executed by a machine, such as a processor, the machine becomes an apparatus for practicing the invention.
- the program code segments When implemented on a general-purpose processor, the program code segments combine with the processor to provide a device that operates analogously to specific logic circuits.
- the invention can also be implemented in one or more of an integrated circuit, a digital processor, a microprocessor, and a micro-controller.
Abstract
A processor is provided having an instruction set with user-defined non-linear functions for digital pre-distortion (DPD) and other non-linear applications. A signal processing function, such as DPD, is implemented in software by obtaining at least one software instruction that performs at least one non-linear function for an input value, x, wherein the at least one non-linear function comprises at least one user-specified parameter; in response to at least one of the software instructions for at least one non-linear function having at least one user-specified parameter, performing the following steps: invoking at least one functional unit that implements the at least one software instruction to apply the non-linear function to the input value, x; and generating an output corresponding to the non-linear function for the input value, x. The user-specified parameter can optionally be loaded from memory into at least one register.
Description
- The present application claims priority to U.S. Patent Provisional Application Ser. No. 61/552,242, filed Oct. 27, 2011, entitled “Software Digital Front End (SoftDFE) Signal Processing and Digital Radio,” incorporated by reference herein.
- The present invention is related to digital signal processing techniques and, more particularly, to techniques for evaluating user-defined non-linear functions.
- Digital pre-distortion (DPD) is a technique used to linearize a power amplifier in a transmitter to improve the efficiency of the power amplifier. A power amplifier in a transmitter typically must be substantially linear, so that a signal is accurately reproduced. Compression of the input signal or a non-linear relationship between the input signal and output signal causes the output signal spectrum to spill over into adjacent channels, causing interference. This effect is commonly referred to as spectral re-growth.
- A digital pre-distortion circuit inversely models the gain and phase characteristics of the power amplifier and, when combined with the amplifier, produces an overall system that is more linear and reduces distortion that would otherwise be caused by the power amplifier. An inverse distortion is introduced into the input of the amplifier, thereby reducing any non-linearity the amplifier might otherwise have.
- Digital pre-distortion is typically implemented using hardwired logic due to the high sampling, rates. While such hardware-based DPD techniques effectively linearize a power amplifier they suffer from a number of limitations, which if overcome, could further improve the efficiency and flexibility of DPD circuits. For example, existing hardware-based DPD techniques lack flexibility and it is expensive, time consuming and challenging to modify the DPD design for a new RF design.
- Digital pre-distortion and other non-linear applications must often process one or more non-linear functions that include one or more parameters specified by a user, such as filter coefficient values or values from a look-up table. A need therefore exists for a processor having an instruction set with one or more user-defined non-linear functions for digital pre-distortion (DPD) and other non-linear applications to enable, for example, a high performance software implementation of DPD.
- Generally, a processor is provided having an instruction set with user-defined non-linear functions for digital pre-distortion (DPD) and other non-linear applications. According to one aspect of the invention, a signal processing function, such as DPD, is implemented in software by obtaining at least one software instruction that performs at least one non-linear function for an input value, x, wherein the at least one non-linear function comprises at least one user-specified parameter; in response to at least one of the software instructions for at least one non-linear function having at least one user-specified parameter, performing the following steps: invoking at least one functional unit that implements the at least one software instruction to apply the non-linear function to the input value, x; and generating an output corresponding to the non-linear function for the input value, x.
- In addition, the user-specified parameter can optionally be loaded from memory into at least one register. The user-specified parameter may comprise a look-up table storing values of the non-linear function for a finite number of input values. The user-specified parameter may comprise one or more coefficients employed by the non-linear function to perform polynomial interpolation between entries of the look-up table.
- A more complete understanding of the present invention, as well as further features and advantages of the present invention, will be obtained by reference to the following detailed description and drawings.
-
FIG. 1 illustrates portions of an exemplary transmitter in which aspects of the present invention may be employed; -
FIG. 2 illustrates portions of an alternate exemplary transmitter in which aspects of the present invention may be employed; -
FIG. 3 illustrates exemplary pseudo code to implement a DPD function iii software on a vector processor of 16 component vectors using a user-defined non-linear instruction ƒm,l; -
FIGS. 4A and 4B are graphical illustrations of exemplary functional block diagrams; -
FIG. 5A illustrates an individual user-defined non-linear function ƒm,l as a function of x(n); -
FIG. 5B illustrates an exemplary approximation of the individual user-defined non-linear function ƒm,l ofFIG. 5A ; -
FIG. 6 illustrates a Taylor Sum computation block; and -
FIG. 7 is a schematic block diagram of an exemplary vector-based digital processor that evaluates a user-defined non-linear function for one or more complex numbers simultaneously in accordance with an embodiment of the present invention. -
FIG. 1 illustrates portions of anexemplary transmitter 100 in which aspects of the present invention may be employed. As shown inFIG. 1 , theexemplary transmitter portion 100 comprises a channel filter and digital up conversion (DUC)stage 110, a crest factor reduction (CFR)stage 120, a digital pre-distortion (DPD)stage 130 and an optional equalization and/or IQimbalance correction stage 140. Generally, the channel filter and digital upconversion stage 110 performs channel filtering using, for example finite impulse response (FIR) filters and digital up conversion to convert a digitized baseband signal to an intermediate frequency (IF). As indicated above, the crestfactor reduction stage 120 limits the peak-to-average ratio (PAR) of the transmitted signal. Thedigital pre-distortion stage 130 linearizes the power amplifier to improve efficiency. Theequalization stage 140 employs RF channel equalization to mitigate channel impairments. - According to one aspect of the invention, digital pre-distortion non-linear processing and other non-linear applications are performed in software on a processor having an instruction set with one or more user-defined non-linear functions pre-distortion (DPD) and other non-linear applications. A user-defined non-linear instruction is used to compute a non-linear function having least one parameter that must be specified by a user. The user-defined non-linear ruction receives with an input scalar or vector and produces an output scalar or vector. In the event, of an input vector, the output vector comprises output samples that are a non-linear function of the input samples.
- While the present invention is illustrated in the context of digital pre-distortion, the present invention can be used for any non-linear application employing one or inure user-defined non-linear functions.
- The present invention can be applied in handsets, base stations and other network elements.
-
FIG. 2 illustrates portions of an alternateexemplary transmitter 200 in which aspects of the present invention may be employed. As shown inFIG. 2 , theexemplary transmitter portion 200 comprises two pulse shaping and low pass filter (LPF) stages 210-1, 210-2 and two digital up-converters 220-1, 220-2 which process a complex signal I, Q. Theexemplary transmitter portion 200 ofFIG. 2 does not include the crestfactor reduction stage 120 ofFIG. 1 , but a CFR stage could optionally be included. The complex input (I,Q) is then applied to a digital pre-distorter 230 ofFIG. 2 and is the focus of the exemplary embodiment of the invention. Thedigital pre-distorter 230 ofFIG. 2 is discussed further below, for example, in conjunction withFIGS. 3 and 4 . - The output of the digital
pre distorter 230 is applied in parallel to two digital analog converters (DACs) 240-1, 240-2, and the analog signals are then processed by aquadrature modulation stage 250 that further up converts the signals to an RF signal. - The
output 255 of thequadrature modulation stage 250 is applied to apower amplifier 260, such as a Doherty amplifier or a drain modulator. As indicated above, the digital pre-distorter 230 linearizes thepower amplifier 260 to improve the efficiency, of the power amplifier by extending its linear range to higher transmit powers. - In a
feedback path 265, the output of thepower amplifier 260 is applied to anattenuator 270 before being applied to ademodulation stage 280 that down converts the signal to baseband. The down applied to an analog to digital converter (ADC) 290 to digitize the signal. The digitized samples are then processed by a complexadaptive algorithm 295 that generates parameters w for the digital pre-distorter 230. The complexadaptive algorithm 295 is outside the scope of the present application. Known techniques can be employed to generate the parameters for the digital pre-distorter 230. - Non-Linear Filter Implementation of Digital Pre-Distorter
- A digital pre-distorter 230 can be implemented as a non-linear filter using a Volterra series model of non-linear systems. The Volterra series is a model for non-linear behavior in a similar manner to a Taylor series. The Volterra series differs from the Taylor series in its ability to capture “memory” effects. The Volterra series can be used to approximate the response of a non-linear system to a given input if the output of this system depends strictly on the input at that particular time. In the Volterra series, the output of the non-linear system depends on the input to the system at other times. Thus, the Volterra series allows the “memory” effect of devices to be captured.
- Generally, a causal system with memory can be expressed as:
-
y(t)=∫−∞ ∞ h(τ)x(t−τ)dτ - In addition, a weakly non-linear system without memory can be modeled using a polynomial expression:
-
y(t)=Σk=1 ∞ a k [x(t)]k - The Volterra series can be considered as a combination of the two:
-
y(t)=τk=1 K y k(t) -
y k(t)=∫−∞ ∞ . . . ∫−∞ ∞ h k(τ1, . . . ,τk)x(t−τ 1) . . . x(t−τ k)dτ 1 . . . dτ k - In the discrete domain, the Volterra Series can be expressed as follows:
-
y(n)=Σk=1 K y k(n) -
y k(n)=Σml =0 M-1 . . . Σmk =0 M-1 h k(m 1 , . . . ,m k)l=1 k x(n−m l) - The complexity of a Volterra series can grow exponentially making its use impractical in many common applications, such as DPD. Thus, a number of simplified models for non-linear systems have been proposed. For example, a memory polynomial is a commonly used model:
-
- Another simplified model referred to as a Generalized Memory Polynomial Model, can be expressed as follows (where NI indicates the memory depth and K indicates the polynomial order):
-
- An equivalent expression of the Generalized Memory Polynomial with cross-products, can be expressed as follows:
-
- where:
-
- where f(x) is a non-linear function having one or more user-specified parameters assumed to be accelerated in accordance with an aspect of the invention using the user-defined non-linear instruction vec_nl, discussed below. It is noted that other basis functions other than xk for non-linear decomposition are possible.
- As discussed hereinafter, the user-defined non-linear instruction ƒm,l can be processed, for example, by a vector processor. The ƒm,l is an m×l array of non-linear functions. Each non-linear function can have a user-specified parameter, such a look-up table or coefficients. The look-up table can be a polynomial approximation of the user-defined non-linear instruction ƒm,l. As discussed further below in conjunction with
FIG. 7 , the look-up table for each user-defined non-linear instruction ƒm,l in the m×l array can be stored in memory and loaded into a register associated with a functional unit when the instruction is processed by the processor. The input samples can then be evaluated on the individual non-linear instruction ƒm,l in the m×l array. -
FIG. 3 illustrates exemplary pseudo code AO to implement a DPD function in software on a vector processor of 16 component vectors using a user-defined non-linear instruction ƒm,l of equation (1). The exemplarypseudo code 300 comprises afirst portion 310 to compute a magnitude of the input x. Inline 320, the look-up table for an individual non-linear instruction ƒm,l in the m×l array can be loaded into a register. Thereafter, the exemplarypseudo code 300 comprises aportion 330 to implement equation (1) (e.g., input samples, perform a square operation on the samples, compute the non-linear function and then multiply accumulate the result). -
FIG. 4A is a graphical illustration of an exemplary functional block diagram 400 that implements equation (1). In the exemplary embodiments described herein, |x|2k is used instead of |x|k. As shown inFIG. 4A , theexemplary circuit 400 comprises a plurality of delay elements, such as delay elements 405-1 through 405-5 to generate the x(n−m) term of equation (1) and delay elements 405-6 through 405-9 to generate the |x(n−l)|2 term of equation (2) by delaying the output of a squaringoperation 410. In addition, the exemplary functional block diagram 400 comprises an array of functional units 420-1,1 through 420-4,4 that receive the appropriate |x(n−l)|2 term and implements equation (2). The exemplary functional block diagram 400 also comprises a plurality of multipliers (x) that receive the appropriate x(n−m) term and multiply it with the output of the corresponding m,lfunctional unit 420. The outputs of the multiplication each row are added by adders (+) 430 and the outputs of eachadder 430 in a given row are summed by a corresponding adder 440 to generate the output y(n). -
FIG. 4B provides agraphical illustration 450 of an alternate exemplary functional block diagram 450 that implements equation (1) with a reduced number of multiply operations. As shown inFIG. 4B , theexemplary circuit 450 comprises a plurality of delay elements, such as delay elements 455-1 through 455-5 to generate the x(n−m) term of equation (1) and delay elements 455-7 through 455-9 to generate the |x(n−l)|2 term of equation by delaying the output of a squaringoperation 460. In addition, the exemplary functional block diagram 450 comprises an array of functional units 470-1,1 through 470-4,4 that receive the appropriate |x(n−l)|2 term and implements equation (2).Adders 480 compute the non-linear gains (sum of non-linear functions of magnitude of the input). - The exemplary functional block diagram 450 also comprises a plurality of multipliers (x) 475 that receive the appropriate \(n−m) term and multiply it with the output of the summed output of a column of corresponding m,l
functional units 470. In this manner, the non-linear gains fromadders 480 are applied to the input data (complex multiply-accumulate (CMAC) operations). The outputs of the multiplication added by adders (+) 485 to generate the output y(n). -
FIG. 5A illustrates an individual user-definednon-linear function ƒ m,l 500 as a function of x(n).FIG. 5B illustrates anexemplary approximation 550 of the individual user-defined non-linear function ƒm,l ofFIG. 5A . Theexemplary approximation 550 ofFIG. 5B uses segmented Taylor series look-up tables. Thenon-linear function ƒ m,l 500 is decomposed into j segments. The samples 560-1 through 560-j associated with each segment is stored in a look-up table. If a sample is stored in the look-up table for a given x, the sample can be retrieved from the look-up table and directly employed in the non-linear function evaluation. If a desired x is between 2 values in the look-up table, then a linear interpolation or more generally a Taylor series-based interpolation is performed in hardware within the functional unit to obtain the result, as discussed further below in conjunction withFIG. 6 . In this manner, the non-linear digital pre-distortion operation can be described by Taylor series coefficients in different segments of theinput signal 550. In one exemplary implementation having 32 segments, for coefficients represented using 4 Cubic polynomial approximations coefficients, in the look-up table there are 128 complex entries (16 bit complex and 16 bit real). In a further variation having 1.28 segments, and one coefficient per segment, there are 128 complex coefficients for linear interpolation (16 bit complex and 16 bit real). Alternatively, 32 complex entries for segments with 4 coefficients per segment for cubic interpolation. - As indicated above, if a desired x value is not in the look-up table but rather is in between 2 values in the look-up table, then a linear interpolation is performed in hardware within the functional unit to obtain the result. A Taylor series computation can be performed as a cubic interpolation to evaluate the small cubic polynomial, as follows:
-
ƒ(ε)=a 0 +a 1 ·ε+a 2·ε2 +a 3·ε3 - where the coefficients a are obtained from the look-up table. The complexity of this expression, however, is significant (with a number of multipliers to perform the multiplications and squaring operations).
- The complexity can be reduced using the Homer algorithm (factorization), such that ƒ(ε) can be computed as follows. See, also, U.S. patent application Ser. No. 12/324,934, filed Nov. 28, 2008, entitled “Digital Signal Processor With One Or More Non-Linear Functions Using Factorized Polynomial Interpolation.” incorporated by reference herein.
-
ƒ(ε)=((b 3 ·ε+b 2)·ε+b 1)·ε+b 0 (3) - The complexity in equation (3) has been reduced to only 3 multiplication and 3 addition operations. ƒ(ε) is an offset from the value stored in the look-up table.
-
FIG. 6 illustrates a TaylorSum computation block 600 that implements equation (3). The coefficients b0, b1, b2, b3 are retrieved from the look-up table 650. The TaylorSum computation block 600 implements equation (3) with only 3 multiplication (610) operations and 3 addition (620) operations. -
FIG. 7 is a schematic block diagram of an exemplary vector-baseddigital processor 700 that evaluates a user-defined non-linear function for one or more complex numbers simultaneously in accordance with an embodiment of the present invention. Generally, the vector-based implementation ofFIG. 7 performs different processes concurrently. Thus, the vector-baseddigital processor 700 contains plural functional units 710-1 through 710-N for evaluating user-defined non-linear functions. - Generally, the vector-based
digital processor 700 processes a vector of inputs x and generates a vector of outputs, y(n). The exemplary vector-baseddigital processor 700 is shown for a 16-way vector processor nl instruction implemented as: - vec_nl (x1, x2, . . . , x16), range of x[k] from 0 to 1
- In this manner, the vector-based
digital processor 700 can perform 16 such non-linear operations and linearly combine them in a single cycle. For example, the user-defined non-linear function can be expressed as: -
- It is noted that in the more general case, different functions may be applied to each component of the vector data of the vector processor.
- As shown in
FIG. 7 , thefunctional units 710 receive the user-specification, such as the look-up tables or coefficients, from memory for storage in a register. - While exemplary embodiments of the present invention have been described with respect to digital logic blocks and memory tables within a digital processor, as would be apparent to one skilled in the art, various functions may be implemented in the digital domain as processing steps in a software program, in hardware by circuit elements or state machines, or in combination of both software and hardware. Such software may be employed in, for example, a digital signal processor, application specific integrated circuit or micro-controller. Such hardware and software may be embodied within circuits implemented within an integrated circuit.
- Thus, the functions of the present invention can be embodied in the form of methods and apparatuses for practicing those methods. One or more aspects of the present invention can be embodied in the form of program code, for example, whether stored in a storage medium, loaded into and/or executed by a machine, wherein, when the program code is loaded into and executed by a machine, such as a processor, the machine becomes an apparatus for practicing the invention. When implemented on a general-purpose processor, the program code segments combine with the processor to provide a device that operates analogously to specific logic circuits. The invention can also be implemented in one or more of an integrated circuit, a digital processor, a microprocessor, and a micro-controller.
- It is to be understood that the embodiments and variations shown and described herein are merely illustrative of the principles of this invention and that various modifications may be implemented by those skilled in the art without departing from the scope and spirit of the invention.
Claims (20)
1. A method performed by a processor for implementing a signal processing function in software, comprising:
obtaining at least one software instruction that performs at least one non-linear function for an input value, x, wherein said at least one non-linear function comprises at least one user-specified parameter;
in response to at least one of said software instructions for at least one non-linear function having at least one user-specified parameter, performing the following steps:
invoking at least one functional unit that implements said at least one software instruction to apply said non-linear function to said input value, x; and
generating an output corresponding to said non-linear function for said input value, x.
2. The method of claim 1 , wherein said signal processing function comprises digital pre-distortion.
3. The method of claim 1 , further comprising the step of loading said at least one user-specified parameter from memory into at least one register.
4. The method of claim 1 , wherein said user-specified parameter comprises a look-up table storing values of said non-linear function for a finite number of input values.
5. The method of claim 4 , wherein said user-specified parameter comprises one or more coefficients employed by said non-linear function to perform polynomial interpolation between entries of said look-up table.
6. The method of claim 1 , wherein said processor comprises a vector processor.
7. The method of claim 1 , wherein said input value, x, comprises a vector and wherein said output comprises a vector.
8. A processor configured to implement a signal processing function in software, comprising:
a memory; and
at least one hardware device, coupled to the memory, operative to:
obtain at least one software instruction that performs at least one non-linear function for an input value, x, wherein said at least one non-linear function comprises at least one user-specified parameter;
in response to at least one of said software instructions for at least one non-linear function having at least one user-specified parameter, performing the following:
invoke at least one functional unit that implements said at least one software instruction to apply said non-linear function to said input value, x; and
generate an output corresponding to said non-linear function for said input value, x.
9. The processor of claim 8 , wherein said signal processing function comprises digital pre-distortion.
10. The processor of claim 8 , wherein said at least one hardware device is further configured to load said at least one user-specified parameter from memory into at least one register.
11. The processor of claim 8 , wherein said user-specified parameter comprises a look-up table storing values of said non-linear function for a finite number of input values.
12. The processor of claim 11 , wherein said user-specified parameter comprises one or more coefficients employed by said non-linear function to perform polynomial interpolation between entries of said look-up table.
13. The processor of claim 8 , wherein said processor comprises a vector processor.
14. The processor of claim 8 , wherein said input value, x, comprises a vector and wherein said output comprises a vector.
15. A method performed by a processor for implementing digital pre-distortion in software, comprising:
obtaining at least one software instruction that performs at least one non-linear function for an input value, x, wherein said at least one non-linear function comprises at least one user-specified parameter;
in response to at least one of said software instructions for at least one non-linear function having at least one user-specified parameter, performing the following steps:
invoking at least one functional unit that implements said at least one software instruction to apply said non-linear function to said input value, x; and
generating an output corresponding to said non-linear function for said input value, x.
16. The method of claim 15 , further comprising the step of loading said at least one user-specified parameter from memory into at least one register.
17. The method of claim 15 , wherein said user-specified parameter comprises a look-up table storing values of said non-linear function for a finite number of input values.
18. The method of claim 17 , wherein said user-specified parameter comprises one or more coefficients employed by said non-linear function to perform polynomial interpolation between entries of said look-up table.
19. The method of claim 15 , wherein said processor comprises a vector processor.
20. The method of claim 15 , wherein said input value, x, comprises a vector and wherein said output comprises a vector.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/701,384 US20140086361A1 (en) | 2011-10-27 | 2012-10-26 | Processor having instruction set with user-defined non-linear functions for digital pre-distortion (dpd) and other non-linear applications |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201161552242P | 2011-10-27 | 2011-10-27 | |
PCT/US2012/062186 WO2013063443A1 (en) | 2011-10-27 | 2012-10-26 | Processor having instruction set with user-defined non-linear functions for digital pre-distortion (dpd) and other non-linear applications |
US13/701,384 US20140086361A1 (en) | 2011-10-27 | 2012-10-26 | Processor having instruction set with user-defined non-linear functions for digital pre-distortion (dpd) and other non-linear applications |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140086361A1 true US20140086361A1 (en) | 2014-03-27 |
Family
ID=48168570
Family Applications (14)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/661,295 Expired - Fee Related US8897388B2 (en) | 2011-10-27 | 2012-10-26 | Crest factor reduction (CFR) using asymmetrical pulses |
US13/701,374 Expired - Fee Related US9778902B2 (en) | 2011-10-27 | 2012-10-26 | Software digital front end (SoftDFE) signal processing |
US13/701,384 Abandoned US20140086361A1 (en) | 2011-10-27 | 2012-10-26 | Processor having instruction set with user-defined non-linear functions for digital pre-distortion (dpd) and other non-linear applications |
US13/661,351 Active 2033-02-28 US9292255B2 (en) | 2011-10-27 | 2012-10-26 | Multi-stage crest factor reduction (CFR) for multi-channel multi-standard radio |
US13/701,369 Expired - Fee Related US9372663B2 (en) | 2011-10-27 | 2012-10-26 | Direct digital synthesis of signals using maximum likelihood bit-stream encoding |
US13/701,397 Expired - Fee Related US9529567B2 (en) | 2011-10-27 | 2012-10-26 | Digital processor having instruction set with complex exponential non-linear function |
US13/701,376 Expired - Fee Related US9280315B2 (en) | 2011-10-27 | 2012-10-26 | Vector processor having instruction set with vector convolution function for fir filtering |
US13/661,355 Expired - Fee Related US9612794B2 (en) | 2011-10-27 | 2012-10-26 | Combined RF equalizer and I/Q imbalance correction |
US13/661,357 Expired - Fee Related US8831133B2 (en) | 2011-10-27 | 2012-10-26 | Recursive digital pre-distortion (DPD) |
US13/701,415 Active 2032-11-27 US8982992B2 (en) | 2011-10-27 | 2012-10-26 | Block-based crest factor reduction (CFR) |
US14/090,555 Expired - Fee Related US9201628B2 (en) | 2011-10-27 | 2013-11-26 | Maximum likelihood bit-stream generation and detection using M-algorithm and infinite impulse response filtering |
US14/944,184 Active US9632750B2 (en) | 2011-10-27 | 2015-11-17 | Direct digital synthesis of signals using maximum likelihood bit-stream encoding |
US15/187,651 Active US9760338B2 (en) | 2011-10-27 | 2016-06-20 | Direct digital synthesis of signals using maximum likelihood bit-stream encoding |
US15/495,635 Active US10209987B2 (en) | 2011-10-27 | 2017-04-24 | Direct digital synthesis of signals using maximum likelihood bit-stream encoding |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/661,295 Expired - Fee Related US8897388B2 (en) | 2011-10-27 | 2012-10-26 | Crest factor reduction (CFR) using asymmetrical pulses |
US13/701,374 Expired - Fee Related US9778902B2 (en) | 2011-10-27 | 2012-10-26 | Software digital front end (SoftDFE) signal processing |
Family Applications After (11)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/661,351 Active 2033-02-28 US9292255B2 (en) | 2011-10-27 | 2012-10-26 | Multi-stage crest factor reduction (CFR) for multi-channel multi-standard radio |
US13/701,369 Expired - Fee Related US9372663B2 (en) | 2011-10-27 | 2012-10-26 | Direct digital synthesis of signals using maximum likelihood bit-stream encoding |
US13/701,397 Expired - Fee Related US9529567B2 (en) | 2011-10-27 | 2012-10-26 | Digital processor having instruction set with complex exponential non-linear function |
US13/701,376 Expired - Fee Related US9280315B2 (en) | 2011-10-27 | 2012-10-26 | Vector processor having instruction set with vector convolution function for fir filtering |
US13/661,355 Expired - Fee Related US9612794B2 (en) | 2011-10-27 | 2012-10-26 | Combined RF equalizer and I/Q imbalance correction |
US13/661,357 Expired - Fee Related US8831133B2 (en) | 2011-10-27 | 2012-10-26 | Recursive digital pre-distortion (DPD) |
US13/701,415 Active 2032-11-27 US8982992B2 (en) | 2011-10-27 | 2012-10-26 | Block-based crest factor reduction (CFR) |
US14/090,555 Expired - Fee Related US9201628B2 (en) | 2011-10-27 | 2013-11-26 | Maximum likelihood bit-stream generation and detection using M-algorithm and infinite impulse response filtering |
US14/944,184 Active US9632750B2 (en) | 2011-10-27 | 2015-11-17 | Direct digital synthesis of signals using maximum likelihood bit-stream encoding |
US15/187,651 Active US9760338B2 (en) | 2011-10-27 | 2016-06-20 | Direct digital synthesis of signals using maximum likelihood bit-stream encoding |
US15/495,635 Active US10209987B2 (en) | 2011-10-27 | 2017-04-24 | Direct digital synthesis of signals using maximum likelihood bit-stream encoding |
Country Status (6)
Country | Link |
---|---|
US (14) | US8897388B2 (en) |
EP (6) | EP2772033A4 (en) |
JP (7) | JP2014535214A (en) |
KR (7) | KR102207599B1 (en) |
CN (8) | CN103975564A (en) |
WO (6) | WO2013063440A1 (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140314181A1 (en) * | 2013-04-17 | 2014-10-23 | Lsi Corporation | Non-Linear Modeling of a Physical System Using Look-Up Table with Polynomial Interpolation |
US20150381220A1 (en) * | 2014-06-27 | 2015-12-31 | Freescale Semiconductor, Inc. | Adaptive high-order nonlinear function approximation using time-domain volterra series to provide flexible high performance digital pre-distortion |
US20160034421A1 (en) * | 2014-08-01 | 2016-02-04 | Infineon Technologies Ag | Digital pre-distortion and post-distortion based on segmentwise piecewise polynomial approximation |
US20160054995A1 (en) * | 2014-08-20 | 2016-02-25 | Freescale Semiconductor, Inc. | Single-instruction multiple data processor |
US9362977B2 (en) | 2011-10-27 | 2016-06-07 | Intel Corporation | Incremental preamble detection |
US9749161B1 (en) * | 2016-02-23 | 2017-08-29 | Nxp Usa, Inc. | Fixed-point conjugate gradient digital pre-distortion (DPD) adaptation |
US9787336B1 (en) * | 2016-09-29 | 2017-10-10 | Intel IP Corporation | Device and method of pre-distortion of power amplifier input signals |
CN107395294A (en) * | 2017-07-12 | 2017-11-24 | 电子科技大学 | A kind of emitter radio frequency non-ideal characteristic antidote |
CN108733349A (en) * | 2018-07-27 | 2018-11-02 | 珠海市微半导体有限公司 | A kind of trigonometric computing circuit based on fixed-point number |
US20200084068A1 (en) * | 2018-09-11 | 2020-03-12 | Hughes Network Systems, Llc | Radio frequency impairments compensator for broadband quadrature-conversion architectures |
US10763905B1 (en) * | 2019-06-07 | 2020-09-01 | Micron Technology, Inc. | Wireless devices and systems including examples of mismatch correction scheme |
EP3716052A1 (en) * | 2019-03-27 | 2020-09-30 | INTEL Corporation | Method and apparatus for approximation using polynomials |
US10972139B1 (en) | 2020-04-15 | 2021-04-06 | Micron Technology, Inc. | Wireless devices and systems including examples of compensating power amplifier noise with neural networks or recurrent neural networks |
US11115182B2 (en) * | 2018-07-27 | 2021-09-07 | Crypto Lab Inc. | Apparatus for approximately processing encrypted messages and methods thereof |
US11159188B2 (en) | 2018-05-22 | 2021-10-26 | Micron Technology, Inc. | Wireless devices and systems including examples of compensating power amplifier noise |
US11451419B2 (en) | 2019-03-15 | 2022-09-20 | The Research Foundation for the State University | Integrating volterra series model and deep neural networks to equalize nonlinear power amplifiers |
US11496341B2 (en) | 2020-08-13 | 2022-11-08 | Micron Technology, Inc. | Wireless devices and systems including examples of compensating I/Q imbalance with neural networks or recurrent neural networks |
Families Citing this family (69)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102207599B1 (en) * | 2011-10-27 | 2021-01-26 | 인텔 코포레이션 | Block-based crest factor reduction (cfr) |
KR20130080939A (en) * | 2012-01-06 | 2013-07-16 | 삼성전자주식회사 | Method and apparatus for peack cancellation of input signal |
US9100253B2 (en) * | 2012-08-07 | 2015-08-04 | Freescale Semiconductor, Inc. | Block-based crest factor reduction |
WO2014085976A1 (en) * | 2012-12-04 | 2014-06-12 | Telefonaktiebolaget L M Ericsson (Publ) | Method and apparatus for crest factor reduction |
US9118512B2 (en) | 2013-03-06 | 2015-08-25 | Qualcomm Incorporated | Combined imbalance compensation and equalization of a signal |
US9319916B2 (en) | 2013-03-15 | 2016-04-19 | Isco International, Llc | Method and appartus for signal interference processing |
US9923595B2 (en) | 2013-04-17 | 2018-03-20 | Intel Corporation | Digital predistortion for dual-band power amplifiers |
GB2514595B (en) * | 2013-05-30 | 2017-10-18 | Imp Innovations Ltd | Method and apparatus for estimating frequency domain representation of signals |
US9876663B2 (en) | 2013-09-03 | 2018-01-23 | Telefonaktiebolaget L M Ericsson (Publ) | Method and apparatus for application of distortion shaping when using peak-to-average ratio reduction |
US9619227B2 (en) * | 2013-11-15 | 2017-04-11 | Qualcomm Incorporated | Vector processing engines (VPEs) employing tapped-delay line(s) for providing precision correlation / covariance vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods |
CN105814856B (en) | 2013-11-26 | 2019-02-12 | 普鲁斯恩公司 | Method, apparatus and system, the equipment of the multiple signals of combination of control combination waveform |
US9331725B2 (en) * | 2014-01-03 | 2016-05-03 | Maxlinear, Inc. | Method and system for crest factor reduction |
US9794888B2 (en) | 2014-05-05 | 2017-10-17 | Isco International, Llc | Method and apparatus for increasing performance of a communication link of a communication node |
KR101567229B1 (en) | 2014-07-07 | 2015-11-09 | 현대자동차주식회사 | Urea Filler Neck Prevented Urea Overflow, Urea Tank and Outside Filler Neck type Urea Selective Catalytic Reduction System |
GB2531532B (en) * | 2014-10-20 | 2020-12-30 | Cambridge Consultants | Radio frequency amplifier |
CN106922206B (en) | 2014-11-21 | 2021-08-31 | 华为技术有限公司 | Method, device and equipment for determining modulation coding order |
JP2016115952A (en) * | 2014-12-10 | 2016-06-23 | 富士通株式会社 | Distortion compensation device and distortion compensation method |
EP3242450B1 (en) * | 2014-12-30 | 2019-11-13 | Solid, Inc. | Method of summing forward digital signal in distributed antenna system |
US10693527B2 (en) | 2014-12-30 | 2020-06-23 | Solid, Inc. | Distributed antenna system including crest factor reduction module disposed at optimum position |
WO2016108651A1 (en) * | 2014-12-30 | 2016-07-07 | 주식회사 쏠리드 | Cfr arranging method in distributed antenna system |
US9979421B2 (en) * | 2015-03-02 | 2018-05-22 | Eta Devices, Inc. | Digital pre-distortion (DPD) training and calibration system and related techniques |
EP3651386B1 (en) | 2015-05-04 | 2023-08-23 | ISCO International, LLC | Method and apparatus for increasing the performance of communication paths for communication nodes |
US9898286B2 (en) * | 2015-05-05 | 2018-02-20 | Intel Corporation | Packed finite impulse response (FIR) filter processors, methods, systems, and instructions |
CN105024960B (en) * | 2015-06-23 | 2018-11-09 | 大唐移动通信设备有限公司 | A kind of DPD system |
CN106341355A (en) * | 2015-07-09 | 2017-01-18 | 深圳市中兴微电子技术有限公司 | Digital intermediate frequency processing system detection method and device |
US9929721B2 (en) * | 2015-10-14 | 2018-03-27 | Witricity Corporation | Phase and amplitude detection in wireless energy transfer systems |
US9590668B1 (en) * | 2015-11-30 | 2017-03-07 | NanoSemi Technologies | Digital compensator |
US10084630B2 (en) * | 2015-12-29 | 2018-09-25 | Blue Danube Systems, Inc. | Multi-beam crest factor reduction |
US20170322906A1 (en) * | 2016-05-04 | 2017-11-09 | Chengdu Haicun Ip Technology Llc | Processor with In-Package Look-Up Table |
US10033413B2 (en) * | 2016-05-19 | 2018-07-24 | Analog Devices Global | Mixed-mode digital predistortion |
EP3466007B1 (en) * | 2016-05-24 | 2020-03-18 | Telefonaktiebolaget LM Ericsson (PUBL) | Method, decoder and encoder for handling a bit stream for transmission over a transmission link between a remote unit and a base unit of a base station system |
US10652835B2 (en) | 2016-06-01 | 2020-05-12 | Isco International, Llc | Signal conditioning to mitigate interference impacting wireless communication links in radio access networks |
WO2018067969A1 (en) | 2016-10-07 | 2018-04-12 | Nanosemi, Inc. | Beam steering digital predistortion |
US11057004B2 (en) | 2017-02-25 | 2021-07-06 | Nanosemi, Inc. | Multiband digital predistorter |
US10298279B2 (en) | 2017-04-05 | 2019-05-21 | Isco International, Llc | Method and apparatus for increasing performance of communication paths for communication nodes |
US10141961B1 (en) | 2017-05-18 | 2018-11-27 | Nanosemi, Inc. | Passive intermodulation cancellation |
US11115067B2 (en) | 2017-06-09 | 2021-09-07 | Nanosemi, Inc. | Multi-band linearization system |
US10931318B2 (en) | 2017-06-09 | 2021-02-23 | Nanosemi, Inc. | Subsampled linearization system |
WO2019014422A1 (en) | 2017-07-12 | 2019-01-17 | Nanosemi, Inc. | Monitoring systems and methods for radios implemented with digital predistortion |
CN107359864B (en) * | 2017-07-25 | 2020-08-21 | 中国工程物理研究院电子工程研究所 | Self-adaptive agile digital predistortion method for frequency agile power amplifier |
US10284313B2 (en) | 2017-08-09 | 2019-05-07 | Isco International, Llc | Method and apparatus for monitoring, detecting, testing, diagnosing and/or mitigating interference in a communication system |
US11803377B2 (en) | 2017-09-08 | 2023-10-31 | Oracle International Corporation | Efficient direct convolution using SIMD instructions |
WO2019070573A1 (en) | 2017-10-02 | 2019-04-11 | Nanosemi, Inc. | Digital predistortion adjustment based on determination of load condition characteristics |
US10949766B2 (en) * | 2017-10-15 | 2021-03-16 | Gsi Technology Inc. | Precise exponent and exact softmax computation |
US10868561B2 (en) * | 2017-11-02 | 2020-12-15 | B.G. Negev Technologies And Applications Ltd., At Ben-Gurion University | Digital resolution enhancement for high speed digital-to-analog converters |
TW201924294A (en) * | 2017-11-16 | 2019-06-16 | 財團法人資訊工業策進會 | Baseband processing apparatus and baseband processing method based on orthogonal frequency-division multiplexing |
WO2019208906A1 (en) * | 2018-04-26 | 2019-10-31 | 엘지전자 주식회사 | Electronic device for performing power control |
US10644657B1 (en) | 2018-05-11 | 2020-05-05 | Nanosemi, Inc. | Multi-band digital compensator for a non-linear system |
US11863210B2 (en) | 2018-05-25 | 2024-01-02 | Nanosemi, Inc. | Linearization with level tracking |
EP3804127A1 (en) | 2018-05-25 | 2021-04-14 | NanoSemi, Inc. | Digital predistortion in varying operating conditions |
US10931238B2 (en) | 2018-05-25 | 2021-02-23 | Nanosemi, Inc. | Linearization with envelope tracking or average power tracking |
US10594530B2 (en) * | 2018-05-29 | 2020-03-17 | Qualcomm Incorporated | Techniques for successive peak reduction crest factor reduction |
US10623222B2 (en) | 2018-08-30 | 2020-04-14 | Xilinx, Inc. | Vectorized peak detection for signal processing |
CN111260536B (en) * | 2018-12-03 | 2022-03-08 | 中国科学院沈阳自动化研究所 | Digital image multi-scale convolution processor with variable parameters and implementation method thereof |
WO2020113946A1 (en) * | 2018-12-07 | 2020-06-11 | Huawei Technologies Co., Ltd. | I/q imbalance compensation |
KR20200082617A (en) | 2018-12-31 | 2020-07-08 | 삼성전자주식회사 | Calculation method using memory device and memory device performing the same |
KR20210012235A (en) | 2019-07-24 | 2021-02-03 | 삼성전자주식회사 | Electronic device and wireless communication system thereof |
EP3772837A1 (en) * | 2019-08-05 | 2021-02-10 | Rohde & Schwarz GmbH & Co. KG | Transmitter module, data transmission system and data transmission method |
WO2021086238A1 (en) | 2019-10-29 | 2021-05-06 | Telefonaktiebolaget Lm Ericsson (Publ) | Recursive linearization of a non-linear model for an electronic device |
FR3104859B1 (en) * | 2019-12-12 | 2021-11-19 | Thales Sa | SIGNAL DECOUPLING PROCESS IN TRANSMISSION / RECEPTION SYSTEMS |
US11012273B1 (en) | 2019-12-31 | 2021-05-18 | Hughes Network Systems, Llc | Compensating for frequency-dependent I-Q phase imbalance |
US10992326B1 (en) | 2020-05-19 | 2021-04-27 | Nanosemi, Inc. | Buffer management for adaptive digital predistortion |
CN111814107B (en) * | 2020-07-10 | 2021-03-12 | 上海擎昆信息科技有限公司 | Computing system and computing method for realizing reciprocal of square root with high precision |
CN113517865B (en) * | 2021-04-20 | 2022-11-22 | 重庆邮电大学 | Power amplifier model based on memory polynomial and hardware implementation method thereof |
KR20230000189A (en) * | 2021-06-24 | 2023-01-02 | 주식회사 쏠리드 | Method and devices for CFR processing |
US20220413853A1 (en) * | 2021-06-25 | 2022-12-29 | Intel Corporation | Apparatuses, methods, and systems for a packed data convolution instruction with shift control and width control |
CN115022400B (en) * | 2021-06-28 | 2023-12-01 | 南京巅峰数据服务有限公司 | Software digital front-end signal processing system |
CN115603815A (en) * | 2021-07-07 | 2023-01-13 | 富士通株式会社(Jp) | Distorter coefficient updating apparatus, method and digital predistortion apparatus |
US11770284B1 (en) | 2022-05-23 | 2023-09-26 | Meta Platforms, Inc. | Per carrier scaling of a cancellation pulse of a multi-carrier signal |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010050592A1 (en) * | 1999-07-13 | 2001-12-13 | Wright Andrew S. | Amplifier measurement and modeling processes for use in generating predistortion parameters |
US6798843B1 (en) * | 1999-07-13 | 2004-09-28 | Pmc-Sierra, Inc. | Wideband digital predistortion linearizer for nonlinear amplifiers |
US20040248516A1 (en) * | 2003-06-06 | 2004-12-09 | Interdigital Technology Corporation | Digital baseband system and process for compensating for analog radio transmitter impairments |
US20080056403A1 (en) * | 2006-09-01 | 2008-03-06 | On Demand Microelectronics | Method and apparatus for timing recovery of pam signals |
US20090079627A1 (en) * | 2007-06-27 | 2009-03-26 | Qinfang Sun | High Sensitivity GPS Receiver |
US20100225390A1 (en) * | 2008-11-11 | 2010-09-09 | Axis Network Technology Ltd. | Resource Efficient Adaptive Digital Pre-Distortion System |
US20110059710A1 (en) * | 2007-04-05 | 2011-03-10 | Microelectronic Technologies, Inc. | Dynamic crest factor reduction system |
Family Cites Families (210)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3506918A (en) * | 1966-12-27 | 1970-04-14 | Xerox Corp | Data channel equalization detector |
US3946214A (en) * | 1972-07-05 | 1976-03-23 | Rixon, Incorporated | Multi-level digital filter |
NL8304210A (en) * | 1983-12-07 | 1985-07-01 | Hollandse Signaalapparaten Bv | DIGITAL IMPULSE COMPRESSION FILTER. |
NL8402318A (en) * | 1984-07-23 | 1986-02-17 | Philips Nv | DEVICE FOR GENERATING AN ANGLE MODULATED CARRIER SIGNAL OF CONSTANT AMPLITUDE RESPONSE TO DATA SIGNALS. |
EP0365226A3 (en) * | 1988-10-17 | 1991-02-20 | Raytheon Company | Cordic apparatus and method for approximating the magnitude and phase of a complex number |
US5031195A (en) * | 1989-06-05 | 1991-07-09 | International Business Machines Corporation | Fully adaptive modem receiver using whitening matched filtering |
SE467087B (en) | 1989-06-05 | 1992-05-25 | Hoernell Elektrooptik Ab | Welding helmet comes with one kind of quick filter |
JPH04249429A (en) * | 1991-02-06 | 1992-09-04 | Fujitsu Ltd | Digital data transmission apparatus |
JP3053921B2 (en) * | 1991-09-11 | 2000-06-19 | 株式会社東芝 | Spacecraft motion controller |
JP3042182B2 (en) * | 1992-05-29 | 2000-05-15 | 日本電気株式会社 | Playback data detection method |
US5276633A (en) * | 1992-08-14 | 1994-01-04 | Harris Corporation | Sine/cosine generator and method |
US5550683A (en) * | 1992-12-11 | 1996-08-27 | Eastman Kodak Company | Magnetic recording channel employing a non-ideal d.c.-free equalizer and a d.c.-free modulation code |
CA2154180C (en) * | 1993-02-17 | 1999-04-06 | Alan L. Wilson | Multiple-modulation communication system |
US5416845A (en) * | 1993-04-27 | 1995-05-16 | Noise Cancellation Technologies, Inc. | Single and multiple channel block adaptive methods and apparatus for active sound and vibration control |
US5381357A (en) * | 1993-05-28 | 1995-01-10 | Grumman Corporation | Complex adaptive fir filter |
US5442353A (en) * | 1993-10-25 | 1995-08-15 | Motorola, Inc. | Bandpass sigma-delta analog-to-digital converter (ADC), method therefor, and receiver using same |
US5563864A (en) * | 1993-12-24 | 1996-10-08 | Seiko Epson Corporation | Information recording and reproducing apparatus |
US5450083A (en) * | 1994-03-09 | 1995-09-12 | Analog Devices, Inc. | Two-stage decimation filter |
SE502868C2 (en) | 1994-04-26 | 1996-02-05 | Hoernell Elektrooptik Ab | Welding quick filter with improved angular properties |
US5530661A (en) * | 1994-10-05 | 1996-06-25 | Winnov | Data bit-slicing apparatus and method for computing convolutions |
US5646950A (en) * | 1994-11-18 | 1997-07-08 | Seagate Technology, Inc. | Matched spectral null codes for partial response channels |
US5706314A (en) * | 1995-01-04 | 1998-01-06 | Hughes Electronics | Joint maximum likelihood channel and timing error estimation |
US7483935B2 (en) * | 1995-08-16 | 2009-01-27 | Microunity Systems Engineering, Inc. | System and method to implement a matrix multiply unit of a broadband processor |
US5953241A (en) * | 1995-08-16 | 1999-09-14 | Microunity Engeering Systems, Inc. | Multiplier array processing system with enhanced utilization at lower precision for group multiply and sum instruction |
SE509569C2 (en) | 1995-10-26 | 1999-02-08 | Hoernell International Ab | Liquid crystal shutter construction |
US5864689A (en) | 1995-12-05 | 1999-01-26 | Advanced Micro Devices, Inc. | Microprocessor configured to selectively invoke a microcode DSP function or a program subroutine in response to a target address value of branch instruction |
JPH09245435A (en) * | 1996-03-05 | 1997-09-19 | Sony Corp | Data reproducing equipment |
US7046694B2 (en) * | 1996-06-19 | 2006-05-16 | Digital Radio Express, Inc. | In-band on-channel digital broadcasting method and system |
US6275543B1 (en) * | 1996-10-11 | 2001-08-14 | Arraycomm, Inc. | Method for reference signal generation in the presence of frequency offsets in a communications station with spatial processing |
US5893066A (en) * | 1996-10-15 | 1999-04-06 | Samsung Electronics Co. Ltd. | Fast requantization apparatus and method for MPEG audio decoding |
JP3790307B2 (en) * | 1996-10-16 | 2006-06-28 | 株式会社ルネサステクノロジ | Data processor and data processing system |
US6097768A (en) | 1996-11-21 | 2000-08-01 | Dps Group, Inc. | Phase detector for carrier recovery in a DQPSK receiver |
FR2758926B1 (en) * | 1997-01-24 | 1999-04-30 | France Telecom | METHOD OF MULTI-SENSOR EQUALIZATION IN A RADIOELECTRIC RECEIVER HAVING A DETERMINED NUMBER OF RECEPTION PATHWAYS AND CORRESPONDING RECEIVER |
US5926406A (en) | 1997-04-30 | 1999-07-20 | Hewlett-Packard, Co. | System and method for calculating floating point exponential values in a geometry accelerator |
EP0981880B1 (en) * | 1997-05-15 | 2003-07-09 | International Business Machines Corporation | Apparatus and method for noise-predictive maximum likelihood detection |
US5949831A (en) * | 1997-05-21 | 1999-09-07 | International Business Machines Corporation | Method and apparatus for data detection for PRML data channels |
US5990894A (en) | 1997-06-16 | 1999-11-23 | Sun Microsystems, Inc. | Method for implementing the power function DP and computer graphics system employing the same |
US6151682A (en) * | 1997-09-08 | 2000-11-21 | Sarnoff Corporation | Digital signal processing circuitry having integrated timing information |
US6446193B1 (en) | 1997-09-08 | 2002-09-03 | Agere Systems Guardian Corp. | Method and apparatus for single cycle processing of data associated with separate accumulators in a dual multiply-accumulate architecture |
JP3369448B2 (en) * | 1997-09-29 | 2003-01-20 | シャープ株式会社 | Digital switching amplifier |
JP3884172B2 (en) * | 1997-10-02 | 2007-02-21 | 株式会社東芝 | Variable length decoding apparatus and decoding method |
US5864703A (en) * | 1997-10-09 | 1999-01-26 | Mips Technologies, Inc. | Method for providing extended precision in SIMD vector arithmetic operations |
US20010040930A1 (en) * | 1997-12-19 | 2001-11-15 | Duane L. Abbey | Multi-band direct sampling receiver |
US6163788A (en) * | 1998-06-25 | 2000-12-19 | Industrial Technology Research Institute | Programmable finite impulse response processor with scalable dynamic data range |
US6128638A (en) | 1998-07-23 | 2000-10-03 | Silicon Graphics, Inc. | Method and apparatus for calculating X to the Exponent of Y |
JP3514978B2 (en) * | 1998-07-31 | 2004-04-05 | シャープ株式会社 | Digital switching amplifier |
US6150976A (en) * | 1998-08-12 | 2000-11-21 | Aai Corporation | Synthesis of overlapping chirp waveforms |
US6158027A (en) * | 1998-08-31 | 2000-12-05 | International Business Machines Corporation | Enhanced noise-predictive maximum likelihood (NPML) data detection method and apparatus for direct access storage device (DASD) |
US6137643A (en) * | 1998-10-06 | 2000-10-24 | International Business Machines Corporation | Thermal asperity detection with long magnet rejection for direct access storage device (DASD) |
GB9823145D0 (en) * | 1998-10-23 | 1998-12-16 | Philips Electronics Nv | Radio communication system |
DE19850642C2 (en) * | 1998-11-03 | 2003-08-07 | Infineon Technologies Ag | Method for reducing the crest factor of a signal |
US6477200B1 (en) * | 1998-11-09 | 2002-11-05 | Broadcom Corporation | Multi-pair gigabit ethernet transceiver |
JP4057729B2 (en) * | 1998-12-29 | 2008-03-05 | 株式会社日立製作所 | Fourier transform method and program recording medium |
JP3699602B2 (en) * | 1999-01-07 | 2005-09-28 | 富士通株式会社 | Predistortion apparatus and method |
GB2348755B (en) * | 1999-04-01 | 2001-03-07 | Wireless Systems Int Ltd | Signal processing |
US6597745B1 (en) * | 1999-04-06 | 2003-07-22 | Eric M. Dowling | Reduced complexity multicarrier precoder |
WO2000065791A1 (en) * | 1999-04-22 | 2000-11-02 | Broadcom Corporation | Gigabit ethernet with timing offsets between the twisted pairs |
US6643814B1 (en) * | 1999-07-12 | 2003-11-04 | International Business Machines Corporation | Maximum transition run encoding and decoding systems |
US6529992B1 (en) | 1999-07-26 | 2003-03-04 | Iomega Corporation | Self-contained application disk for automatically launching application software or starting devices and peripherals |
JP4239314B2 (en) * | 1999-09-06 | 2009-03-18 | ソニー株式会社 | Encoding apparatus and method, decoding apparatus and method, and recording medium |
US6580768B1 (en) * | 1999-11-09 | 2003-06-17 | International Business Machines Corporation | Adaptive maximum likelihood detection |
US6844880B1 (en) | 1999-12-06 | 2005-01-18 | Nvidia Corporation | System, method and computer program product for an improved programmable vertex processing model with instruction set |
US7200180B2 (en) * | 1999-12-30 | 2007-04-03 | Tioga Technologies, Inc. | Data transceiver with filtering and precoding |
CA2293953A1 (en) | 2000-01-05 | 2001-07-05 | Ipros Corporation | A method and system for implementing a coprocessor |
US6690739B1 (en) * | 2000-01-14 | 2004-02-10 | Shou Yee Mui | Method for intersymbol interference compensation |
US6973138B1 (en) * | 2000-01-26 | 2005-12-06 | Pmc-Sierra, Inc. | Advanced adaptive pre-distortion in a radio frequency transmitter |
JP2001244848A (en) * | 2000-02-28 | 2001-09-07 | Kawasaki Steel Corp | Spread spectrum communication receiving device |
FI20000820A (en) * | 2000-04-06 | 2001-10-07 | Nokia Networks Oy | Channel qualifier optimization |
US6741662B1 (en) | 2000-04-17 | 2004-05-25 | Intel Corporation | Transmitter linearization using fast predistortion |
US7617268B2 (en) | 2000-05-15 | 2009-11-10 | Qsigma, Inc. | Method and apparatus supporting non-additive calculations in graphics accelerators and digital signal processors |
US7284027B2 (en) | 2000-05-15 | 2007-10-16 | Qsigma, Inc. | Method and apparatus for high speed calculation of non-linear functions and networks using non-linear function calculations for digital signal processing |
US7584234B2 (en) | 2002-05-23 | 2009-09-01 | Qsigma, Inc. | Method and apparatus for narrow to very wide instruction generation for arithmetic circuitry |
US7061990B2 (en) * | 2000-07-21 | 2006-06-13 | Pmc-Sierra Inc. | Systems and methods for the dynamic range compression of multi-bearer single-carrier and multi-carrier waveforms |
EP1944759B1 (en) * | 2000-08-09 | 2010-10-20 | Sony Corporation | Voice data processing device and processing method |
JP3634250B2 (en) * | 2000-08-23 | 2005-03-30 | 日本電信電話株式会社 | Software defined radio |
DE10044227A1 (en) * | 2000-09-07 | 2002-04-04 | Nanotron Ges Fuer Mikrotechnik | Method for coding and decoding an information symbol |
FI113514B (en) * | 2000-11-15 | 2004-04-30 | Elektrobit Oy | Procedure for radio channel simulation and channel simulator |
US7082220B2 (en) * | 2001-01-25 | 2006-07-25 | Sony Corporation | Data processing apparatus |
US7752419B1 (en) | 2001-03-22 | 2010-07-06 | Qst Holdings, Llc | Method and system for managing hardware resources to implement system functions using an adaptive computing architecture |
SE0101175D0 (en) * | 2001-04-02 | 2001-04-02 | Coding Technologies Sweden Ab | Aliasing reduction using complex-exponential-modulated filter banks |
US7336730B2 (en) | 2001-06-29 | 2008-02-26 | Nokia Corporation | IQ-imbalance |
GB2377596B (en) * | 2001-07-11 | 2004-09-01 | Cambridge Broadband Ltd | Communications protocol |
US6976043B2 (en) * | 2001-07-30 | 2005-12-13 | Ati Technologies Inc. | Technique for approximating functions based on lagrange polynomials |
US7158567B2 (en) * | 2001-09-11 | 2007-01-02 | Vitesse Semiconductor Corporation | Method and apparatus for improved high-speed FEC adaptive equalization |
US7339500B2 (en) * | 2001-10-03 | 2008-03-04 | Sony Corporation | Encoding method and decoding method |
US6961395B2 (en) * | 2001-11-16 | 2005-11-01 | Nortel Networks Limited | Time variant filter implementation |
US7107304B2 (en) | 2001-11-30 | 2006-09-12 | Apple Computer, Inc. | Single-channel convolution in a vector processing computer system |
US7167513B2 (en) | 2001-12-31 | 2007-01-23 | Intel Corporation | IQ imbalance correction |
JP4118584B2 (en) | 2002-04-02 | 2008-07-16 | 三菱電機株式会社 | Multi-carrier transmitter |
US6801086B1 (en) * | 2002-04-03 | 2004-10-05 | Andrew Corporation | Adaptive digital pre-distortion using amplifier model that incorporates frequency-dependent non-linearities |
JP4251137B2 (en) * | 2002-05-28 | 2009-04-08 | ソニー株式会社 | Signal processing apparatus and method, and digital data reproducing apparatus |
US20030231726A1 (en) * | 2002-06-12 | 2003-12-18 | Andreas Schuchert | Arrangement and method for frequency domain compensation of OFDM signals with IQ imbalance |
US7212584B2 (en) * | 2002-08-05 | 2007-05-01 | Hitachi Kokusai Electric Inc. | Distortion compensator |
US7697591B2 (en) * | 2002-08-26 | 2010-04-13 | Texas Instruments Incorporated | Crest factor reduction processor for wireless communications |
AU2002344035A1 (en) * | 2002-10-31 | 2004-05-25 | Zte Corporation | A method and system for broadband predistortion linearizaion |
TW571754U (en) | 2002-12-20 | 2004-01-11 | Taroko Internat Co Ltd | Protective mask with side window |
US20040160860A1 (en) * | 2003-02-18 | 2004-08-19 | Hongwei Song | Magneto-optical recording/reproducing method and apparatus |
JP3837742B2 (en) * | 2003-02-21 | 2006-10-25 | ソニー株式会社 | Decoding device and decoding method, recording / reproducing device, program storage medium, and program |
JP3769753B2 (en) * | 2003-03-24 | 2006-04-26 | ソニー株式会社 | Encoding apparatus, encoding method, recording medium, and program |
US6987953B2 (en) * | 2003-03-31 | 2006-01-17 | Nortel Networks Limited | Digital transmitter and method |
JP4134797B2 (en) * | 2003-04-14 | 2008-08-20 | 株式会社デンソー | Knock detection device |
US7110477B2 (en) * | 2003-04-29 | 2006-09-19 | Texas Instruments Incorporated | Gaussian frequency shift keying digital demodulator |
US7388904B2 (en) * | 2003-06-03 | 2008-06-17 | Vativ Technologies, Inc. | Near-end, far-end and echo cancellers in a multi-channel transceiver system |
CN101436868B (en) * | 2003-06-06 | 2013-03-27 | 美商内数位科技公司 | Digital baseband system for compensating for analog radio transmitter impairments |
US6975167B2 (en) * | 2003-07-03 | 2005-12-13 | Icefyre Semiconductor Corporation | Adaptive predistortion for a transmit system with gain, phase and delay adjustments |
JP4356384B2 (en) | 2003-07-09 | 2009-11-04 | 日本電気株式会社 | Nonlinear compensation circuit, transmitter, and nonlinear compensation method |
JP4638695B2 (en) * | 2003-07-31 | 2011-02-23 | パナソニック株式会社 | Signal processing apparatus and method |
US20050036575A1 (en) * | 2003-08-15 | 2005-02-17 | Nokia Corporation | Method and apparatus providing low complexity equalization and interference suppression for SAIC GSM/EDGE receiver |
TW595111B (en) * | 2003-09-03 | 2004-06-21 | Mediatek Inc | Fast data recovery digital data slicer |
US7461116B2 (en) | 2003-09-17 | 2008-12-02 | Agility Design Solutions Inc. | Emulation of a fixed point operation using a corresponding floating point operation |
JP4396233B2 (en) * | 2003-11-13 | 2010-01-13 | パナソニック株式会社 | Complex exponential modulation filter bank signal analysis method, signal synthesis method, program thereof, and recording medium thereof |
US6864818B1 (en) * | 2003-12-09 | 2005-03-08 | Texas Instruments Incorporated | Programmable bandpass analog to digital converter based on error feedback architecture |
KR20050064485A (en) * | 2003-12-23 | 2005-06-29 | 삼성전자주식회사 | Predistortion apparatus and method for compensating non-linearility of the power amplifier |
US7656931B2 (en) | 2003-12-31 | 2010-02-02 | Ut-Battelle, Llc | Hybrid spread spectrum radio system |
US7441105B1 (en) | 2004-01-02 | 2008-10-21 | Altera Corporation | Reducing multiplexer circuitry for operand select logic associated with a processor |
US6998910B2 (en) * | 2004-01-22 | 2006-02-14 | Texas Instruments Incorporated | Amplifier using delta-sigma modulation |
US20080253011A1 (en) * | 2004-01-23 | 2008-10-16 | Matusuhita Electric Industrial Co., Ltd. | Signal Processing Device and Signal Processing Method |
US6933865B1 (en) * | 2004-01-29 | 2005-08-23 | Seagate Technology Llc | Method and apparatus for coded symbol stuffing in recording systems |
US20050177605A1 (en) | 2004-02-10 | 2005-08-11 | Intel Corporation | Computation of logarithmic and exponential functions |
WO2005086444A1 (en) * | 2004-02-19 | 2005-09-15 | Thomson Licensing | Method and apparatus for carrier recovery in a communications system |
US7376689B2 (en) * | 2004-03-12 | 2008-05-20 | Infineon Technologies Ag | Method and apparatus for reducing the crest factor of a signal |
ITMI20040600A1 (en) * | 2004-03-26 | 2004-06-26 | Atmel Corp | DSP SYSTEM ON DOUBLE PROCESSOR WITH MOBILE COMB IN THE COMPLEX DOMAIN |
US20050281361A1 (en) * | 2004-06-16 | 2005-12-22 | Broadcom Corporation | Interference cancellation of STBC with multiple streams in OFDM for wlan |
KR20060012825A (en) * | 2004-08-04 | 2006-02-09 | 삼성전자주식회사 | Mimo receiver |
US20060039498A1 (en) * | 2004-08-19 | 2006-02-23 | De Figueiredo Rui J P | Pre-distorter for orthogonal frequency division multiplexing systems and method of operating the same |
US7715656B2 (en) | 2004-09-28 | 2010-05-11 | Qualcomm Incorporated | Magnification and pinching of two-dimensional images |
US7606322B2 (en) * | 2004-10-07 | 2009-10-20 | Microelectronics Technology Inc. | Digital pre-distortion technique using nonlinear filters |
JP4823013B2 (en) * | 2006-10-18 | 2011-11-24 | 株式会社日立製作所 | Peak factor reduction device and baseband signal processing device |
US7801248B2 (en) | 2004-11-19 | 2010-09-21 | Qualcomm Incorporated | Interference suppression with virtual antennas |
US7477634B1 (en) * | 2005-02-10 | 2009-01-13 | Advanced Receiver Technologies, Llc | Method and apparatus for a chip-level no-decision feedback equalizer for CDMA wireless systems |
US7486738B2 (en) * | 2005-02-10 | 2009-02-03 | Samsung Electronics Co., Ltd. | Apparatus and method for reducing the crest factor of single carrier or multi-carrier signals |
US8135088B2 (en) * | 2005-03-07 | 2012-03-13 | Q1UALCOMM Incorporated | Pilot transmission and channel estimation for a communication system utilizing frequency division multiplexing |
US7477330B2 (en) | 2005-03-09 | 2009-01-13 | 3M Innovative Properties Company | Automatic darkening filter with offset polarizers |
JP2006279780A (en) | 2005-03-30 | 2006-10-12 | Matsushita Electric Ind Co Ltd | Distortion compensation apparatus and distortion correction method |
US7313373B1 (en) * | 2005-04-21 | 2007-12-25 | Xilinx, Inc. | Crest factor reduction for use in a multiband transmitter |
US7302192B2 (en) * | 2005-04-28 | 2007-11-27 | Menara Networks | Methods of spread-pulse modulation and nonlinear time domain equalization for fiber optic communication channels |
US7415595B2 (en) * | 2005-05-24 | 2008-08-19 | Coresonic Ab | Data processing without processor core intervention by chain of accelerators selectively coupled by programmable interconnect network and to memory |
US7321325B2 (en) * | 2005-07-07 | 2008-01-22 | Realtek Semiconductor Corp. | Background calibration of continuous-time delta-sigma modulator |
WO2007010678A1 (en) | 2005-07-15 | 2007-01-25 | Nec Corporation | Adaptive digital filter, fm receiver, signal processing method, and program |
CN100502378C (en) * | 2005-07-15 | 2009-06-17 | 北京大学深圳研究生院 | Circuit and method of peak-to-average ratio suppression in OFDM system |
US7613228B2 (en) * | 2005-08-10 | 2009-11-03 | Bae Systems Information And Electronic Systems Integration Inc. | M-Algorithm multiuser detector with correlation based pruning |
US20070060155A1 (en) | 2005-08-31 | 2007-03-15 | Emanuel Kahana | System and method to dynamically adapt a CCA threshold |
US7652532B2 (en) * | 2005-09-06 | 2010-01-26 | The Regents Of The University Of California | Correlation method for monitoring power amplifier |
US7539717B2 (en) * | 2005-09-09 | 2009-05-26 | Via Technologies, Inc. | Logarithm processing systems and methods |
US20070087770A1 (en) | 2005-10-14 | 2007-04-19 | Hong Gan | Methods and apparatuses for transmission power control in a wireless communication system |
US7746970B2 (en) * | 2005-11-15 | 2010-06-29 | Qualcomm Incorporated | Method and apparatus for filtering noisy estimates to reduce estimation errors |
US7634527B2 (en) | 2005-11-17 | 2009-12-15 | International Business Machines Corporation | Reciprocal estimate computation methods and apparatus |
US7583583B2 (en) | 2005-12-15 | 2009-09-01 | Nortel Networks Limited | System and method for reducing peak-to-average power ratio in orthogonal frequency division multiplexing signals using reserved spectrum |
US7602838B2 (en) * | 2005-12-22 | 2009-10-13 | Telefonaktiebolaget Lm Ericsson (Publ) | Linear turbo equalization using despread values |
WO2007084687A1 (en) * | 2006-01-18 | 2007-07-26 | Dolby Laboratories Licensing Corporation | Asynchronous sample rate conversion using a digital simulation of an analog filter |
US7564912B2 (en) * | 2006-02-15 | 2009-07-21 | Mediatek Inc. | Method and apparatus for channel state information generation in a DVB-T receiver |
CN101411155A (en) | 2006-03-28 | 2009-04-15 | Nxp股份有限公司 | Transmitter with delay mismatch compensation |
CN1984110B (en) * | 2006-04-24 | 2011-04-20 | 华为技术有限公司 | Method for decreasing peak equilibrium ratio and orthogonal frequency division multiplexing system |
US7783260B2 (en) * | 2006-04-27 | 2010-08-24 | Crestcom, Inc. | Method and apparatus for adaptively controlling signals |
US20070286122A1 (en) | 2006-06-12 | 2007-12-13 | Motorola, Inc. | Clear channel assessment threshold adaptation in a wireless network |
CN100594491C (en) * | 2006-07-14 | 2010-03-17 | 中国电子科技集团公司第三十八研究所 | Reconstructable digital signal processor |
US7593492B1 (en) * | 2006-09-15 | 2009-09-22 | Bae Systems Information And Electronic Systems Integration Inc. | Combinational hybrid turbo-MUD |
US7443337B2 (en) | 2006-09-25 | 2008-10-28 | Aai Corporation | Synthesizing arbitrary waveforms using convolution processors |
KR20090080541A (en) * | 2006-11-06 | 2009-07-24 | 노키아 코포레이션 | Analog signal path modeling for self-interference cancellation |
US7995975B2 (en) * | 2006-12-21 | 2011-08-09 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and apparatus for signal peak-to-average ratio reduction |
US7504976B1 (en) * | 2007-01-31 | 2009-03-17 | Lockheed Martin Corporation | Direct radio frequency generation using power digital-to-analog conversion |
US7864875B2 (en) | 2007-02-02 | 2011-01-04 | Research In Motion Limited | Apparatus, and associated method, for communicating a data block in a multi carrier modulation communication scheme together with an identification sequence superimposed thereon |
GB0702627D0 (en) * | 2007-02-09 | 2007-03-21 | Texas Instruments Ltd | Transmitter including pre-distortion |
GB2462211B (en) * | 2007-04-25 | 2012-01-18 | Telekom Malaysia Berhad | Transceiver front end for software radio systems |
US7538704B2 (en) | 2007-06-19 | 2009-05-26 | Telefonaktiebolaget Lm Ericsson (Publ) | Direct RF D-to-A conversion |
FR2918236A1 (en) * | 2007-06-26 | 2009-01-02 | France Telecom | METHOD AND DEVICE FOR DIGITAL GENERATION OF FREQUENCY. |
WO2009004862A1 (en) * | 2007-06-29 | 2009-01-08 | Nec Corporation | Transmission signal generating device, method and program |
US8369809B2 (en) * | 2007-07-27 | 2013-02-05 | Netlogic Microsystems, Inc. | Crest factor reduction |
US7912883B2 (en) | 2007-08-02 | 2011-03-22 | Via Technologies, Inc. | Exponent processing systems and methods |
JP5010399B2 (en) | 2007-08-29 | 2012-08-29 | 株式会社日立国際電気 | Orthogonal multiplexed signal peak suppression method, peak suppression circuit, and transmitter |
DE102007053828B4 (en) * | 2007-11-12 | 2009-06-18 | Infineon Technologies Ag | Transmission of coded data |
US7825724B2 (en) * | 2007-12-18 | 2010-11-02 | Motorola Mobility, Inc. | Method and apparatus for direct digital to radio frequency conversion |
TWI345876B (en) * | 2007-12-19 | 2011-07-21 | Sunplus Mmobile Inc | Method for calculating coefficients of filter and method for filtering |
WO2009105524A1 (en) * | 2008-02-19 | 2009-08-27 | Innovative Concepts, Inc. | Mimo slotted aloha (msa) system |
US8345793B2 (en) * | 2008-03-10 | 2013-01-01 | Telefonaktiebolaget Lm Ericsson (Publ) | Compensation of diagonal ISI in OFDM signals |
US8229009B2 (en) * | 2008-04-01 | 2012-07-24 | Harris Corporation | System and method for communicating data using efficient fast fourier transform (FFT) for orthogonal frequency division multiplexing (OFDM) modulation |
US7990185B2 (en) * | 2008-05-12 | 2011-08-02 | Menara Networks | Analog finite impulse response filter |
WO2010042885A1 (en) * | 2008-10-10 | 2010-04-15 | Powerwave Technologies, Inc. | Crest factor reduction for ofdm communications systems by transmitting phase shifted resource blocks |
US8260279B2 (en) * | 2008-11-15 | 2012-09-04 | Board Of Regents, The University Of Texas System | System, method and apparatus for providing communications that conform to a cellular communication standard and a non-cellular communication standard |
US9176735B2 (en) * | 2008-11-28 | 2015-11-03 | Intel Corporation | Digital signal processor having instruction set with one or more non-linear complex functions |
US8300749B2 (en) | 2008-12-19 | 2012-10-30 | Alcatel Lucent | Method, apparatus and system for frequency synchronization between devices communicating over a packet network |
US9128790B2 (en) * | 2009-01-30 | 2015-09-08 | Intel Corporation | Digital signal processor having instruction set with an exponential function using reduced look-up table |
US9207910B2 (en) * | 2009-01-30 | 2015-12-08 | Intel Corporation | Digital signal processor having instruction set with an xK function using reduced look-up table |
TWI618350B (en) * | 2009-02-18 | 2018-03-11 | 杜比國際公司 | Complex exponential modulated filter bank for high frequency reconstruction or parametric stereo |
US8351542B2 (en) * | 2009-03-30 | 2013-01-08 | Texas Instruments Incorporated | Method and system for crest factor reduction |
WO2010114521A1 (en) | 2009-03-31 | 2010-10-07 | Agere Systems Inc. | Methods and apparatus for direct synthesis of rf signals using delta-sigma modulator |
US8300739B2 (en) * | 2009-04-21 | 2012-10-30 | Telefonaktiebolaget L M Ericsson (Publ) | Method and apparatus for generating soft bit values in reduced-state equalizers |
EP2256937B1 (en) * | 2009-05-28 | 2011-12-28 | Universität Duisburg-Essen | Digital receiver, digital transmitter, method for operating a digital receiver or a digital transmitter and computer program |
EP2440356A4 (en) * | 2009-06-09 | 2017-05-24 | Lean Tool Systems, LLC | Gauge system for workpiece processing |
TWI392296B (en) * | 2009-06-15 | 2013-04-01 | Realtek Semiconductor Corp | Communication signal receiver and signal processing method thereof |
US8611406B2 (en) * | 2009-06-30 | 2013-12-17 | Lsi Corporation | System optimization using soft receiver masking technique |
US8737636B2 (en) * | 2009-07-10 | 2014-05-27 | Qualcomm Incorporated | Systems, methods, apparatus, and computer-readable media for adaptive active noise cancellation |
DE102010038482B4 (en) | 2009-07-31 | 2014-07-24 | Intel Mobile Communications GmbH | Digital predistortion and compensation of an operating condition effect |
US20110055303A1 (en) * | 2009-09-03 | 2011-03-03 | Azuray Technologies, Inc. | Function Generator |
US20110083058A1 (en) * | 2009-10-01 | 2011-04-07 | Stmicroelectronics, Inc. | Trapping set based ldpc code design and related circuits, systems, and methods |
GB2474901B (en) * | 2009-10-30 | 2015-01-07 | Advanced Risc Mach Ltd | Apparatus and method for performing multiply-accumulate operations |
WO2011058843A1 (en) * | 2009-11-10 | 2011-05-19 | 日本電気株式会社 | Amplifier, distortion compensation circuit, and distortion compensation method |
US9276602B1 (en) * | 2009-12-16 | 2016-03-01 | Syntropy Systems, Llc | Conversion of a discrete-time quantized signal into a continuous-time, continuously variable signal |
KR101420898B1 (en) * | 2009-12-23 | 2014-07-16 | 한국전자통신연구원 | Method and apparatus for multi-mode ultra broadband wireless communications |
EP2362550B1 (en) * | 2010-02-18 | 2012-08-29 | Imec | Digital front-end circuit and method for using the same |
CN102195912B (en) * | 2010-03-16 | 2015-03-04 | 富士通株式会社 | Digital pre-distortion processing equipment and method |
US8212942B2 (en) * | 2010-04-14 | 2012-07-03 | Newport Media, Inc. | All digital front-end architecture for television with sigma-delta ADC input |
KR20120037134A (en) * | 2010-10-11 | 2012-04-19 | 삼성전자주식회사 | Device and method for receiving a signal of downlink in a wireless communication system |
US8599961B2 (en) * | 2010-10-14 | 2013-12-03 | KATREIN-Werke KG | Crest factor reduction method and circuit for a multi-carrier signal |
US8644428B2 (en) * | 2010-10-29 | 2014-02-04 | Texas Instruments Incorporated | System and method for channel interpolation |
US8630362B1 (en) * | 2011-05-02 | 2014-01-14 | Urbain A. von der Embse | QLM co-state MAP trellis |
US8949302B2 (en) * | 2011-06-30 | 2015-02-03 | Silicon Laboratories Inc. | Digital front end for oversampled low-IF or zero-IF multimode receivers |
US8917705B2 (en) | 2011-09-29 | 2014-12-23 | Qualcomm Incorporated | Collision reduction mechanisms for wireless communication networks |
KR102207599B1 (en) * | 2011-10-27 | 2021-01-26 | 인텔 코포레이션 | Block-based crest factor reduction (cfr) |
JP6262756B2 (en) | 2012-11-02 | 2018-01-17 | インターデイジタル パテント ホールディングス インコーポレイテッド | Power control method and procedure for wireless local area network |
-
2012
- 2012-10-26 KR KR1020197038952A patent/KR102207599B1/en active IP Right Grant
- 2012-10-26 CN CN201280060773.8A patent/CN103975564A/en active Pending
- 2012-10-26 EP EP12846556.4A patent/EP2772033A4/en not_active Withdrawn
- 2012-10-26 WO PCT/US2012/062182 patent/WO2013063440A1/en active Application Filing
- 2012-10-26 US US13/661,295 patent/US8897388B2/en not_active Expired - Fee Related
- 2012-10-26 US US13/701,374 patent/US9778902B2/en not_active Expired - Fee Related
- 2012-10-26 KR KR1020147014118A patent/KR20140092852A/en active IP Right Grant
- 2012-10-26 EP EP12843913.0A patent/EP2783492B1/en active Active
- 2012-10-26 CN CN201280060981.8A patent/CN103999416B/en active Active
- 2012-10-26 CN CN201280060979.0A patent/CN103999039B/en not_active Expired - Fee Related
- 2012-10-26 CN CN201810754065.3A patent/CN109144570A/en active Pending
- 2012-10-26 KR KR1020147014148A patent/KR20140084294A/en active IP Right Grant
- 2012-10-26 CN CN201280060980.3A patent/CN103999078B/en not_active Expired - Fee Related
- 2012-10-26 EP EP12844423.9A patent/EP2758867A4/en not_active Withdrawn
- 2012-10-26 EP EP12842890.1A patent/EP2758896A4/en not_active Withdrawn
- 2012-10-26 US US13/701,384 patent/US20140086361A1/en not_active Abandoned
- 2012-10-26 US US13/661,351 patent/US9292255B2/en active Active
- 2012-10-26 KR KR1020147014151A patent/KR102001570B1/en active IP Right Grant
- 2012-10-26 US US13/701,369 patent/US9372663B2/en not_active Expired - Fee Related
- 2012-10-26 EP EP12842850.5A patent/EP2772031A4/en not_active Withdrawn
- 2012-10-26 JP JP2014539063A patent/JP2014535214A/en active Pending
- 2012-10-26 KR KR1020147014136A patent/KR20140084290A/en not_active Application Discontinuation
- 2012-10-26 US US13/701,397 patent/US9529567B2/en not_active Expired - Fee Related
- 2012-10-26 KR KR1020147014146A patent/KR102015680B1/en active IP Right Grant
- 2012-10-26 JP JP2014539055A patent/JP6010823B2/en not_active Expired - Fee Related
- 2012-10-26 EP EP12843512.0A patent/EP2772032A4/en not_active Withdrawn
- 2012-10-26 CN CN201280060978.6A patent/CN103988473B/en active Active
- 2012-10-26 US US13/701,376 patent/US9280315B2/en not_active Expired - Fee Related
- 2012-10-26 WO PCT/US2012/062175 patent/WO2013063434A1/en active Application Filing
- 2012-10-26 JP JP2014539057A patent/JP6037318B2/en not_active Expired - Fee Related
- 2012-10-26 JP JP2014539061A patent/JP6189848B2/en not_active Expired - Fee Related
- 2012-10-26 CN CN201710321171.8A patent/CN107276936B/en active Active
- 2012-10-26 JP JP2014539060A patent/JP2014533017A/en active Pending
- 2012-10-26 JP JP2014539058A patent/JP6526415B2/en active Active
- 2012-10-26 KR KR1020147014067A patent/KR102063140B1/en active IP Right Grant
- 2012-10-26 US US13/661,355 patent/US9612794B2/en not_active Expired - Fee Related
- 2012-10-26 CN CN201280060788.4A patent/CN103999417B/en not_active Expired - Fee Related
- 2012-10-26 WO PCT/US2012/062179 patent/WO2013066756A2/en active Application Filing
- 2012-10-26 WO PCT/US2012/062186 patent/WO2013063443A1/en active Application Filing
- 2012-10-26 US US13/661,357 patent/US8831133B2/en not_active Expired - Fee Related
- 2012-10-26 WO PCT/US2012/062191 patent/WO2013063447A2/en active Application Filing
- 2012-10-26 US US13/701,415 patent/US8982992B2/en active Active
- 2012-10-26 WO PCT/US2012/062195 patent/WO2013063450A1/en active Application Filing
-
2013
- 2013-11-26 US US14/090,555 patent/US9201628B2/en not_active Expired - Fee Related
-
2015
- 2015-11-17 US US14/944,184 patent/US9632750B2/en active Active
-
2016
- 2016-06-20 US US15/187,651 patent/US9760338B2/en active Active
-
2017
- 2017-04-24 US US15/495,635 patent/US10209987B2/en active Active
- 2017-07-20 JP JP2017140725A patent/JP6662815B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010050592A1 (en) * | 1999-07-13 | 2001-12-13 | Wright Andrew S. | Amplifier measurement and modeling processes for use in generating predistortion parameters |
US6798843B1 (en) * | 1999-07-13 | 2004-09-28 | Pmc-Sierra, Inc. | Wideband digital predistortion linearizer for nonlinear amplifiers |
US20040248516A1 (en) * | 2003-06-06 | 2004-12-09 | Interdigital Technology Corporation | Digital baseband system and process for compensating for analog radio transmitter impairments |
US20080056403A1 (en) * | 2006-09-01 | 2008-03-06 | On Demand Microelectronics | Method and apparatus for timing recovery of pam signals |
US20110059710A1 (en) * | 2007-04-05 | 2011-03-10 | Microelectronic Technologies, Inc. | Dynamic crest factor reduction system |
US20090079627A1 (en) * | 2007-06-27 | 2009-03-26 | Qinfang Sun | High Sensitivity GPS Receiver |
US20100225390A1 (en) * | 2008-11-11 | 2010-09-09 | Axis Network Technology Ltd. | Resource Efficient Adaptive Digital Pre-Distortion System |
Cited By (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9363068B2 (en) | 2010-08-03 | 2016-06-07 | Intel Corporation | Vector processor having instruction set with sliding window non-linear convolutional function |
US9362977B2 (en) | 2011-10-27 | 2016-06-07 | Intel Corporation | Incremental preamble detection |
US9813224B2 (en) | 2013-04-17 | 2017-11-07 | Intel Corporation | Digital processor having instruction set with complex angle function |
US9225501B2 (en) * | 2013-04-17 | 2015-12-29 | Intel Corporation | Non-linear modeling of a physical system using look-up table with polynomial interpolation |
US20140314181A1 (en) * | 2013-04-17 | 2014-10-23 | Lsi Corporation | Non-Linear Modeling of a Physical System Using Look-Up Table with Polynomial Interpolation |
US9960900B2 (en) | 2013-04-17 | 2018-05-01 | Intel Corporation | Modeling of a physical system using two-dimensional look-up table and linear interpolation |
US9935761B2 (en) | 2013-04-17 | 2018-04-03 | Intel Corporation | Modeling of a target volterra series using an orthogonal parallel wiener decomposition |
US9787459B2 (en) | 2013-04-17 | 2017-10-10 | Intel Corporation | Non-linear interference cancellation for wireless transceivers |
US9813223B2 (en) | 2013-04-17 | 2017-11-07 | Intel Corporation | Non-linear modeling of a physical system using direct optimization of look-up table values |
US20150381220A1 (en) * | 2014-06-27 | 2015-12-31 | Freescale Semiconductor, Inc. | Adaptive high-order nonlinear function approximation using time-domain volterra series to provide flexible high performance digital pre-distortion |
US9628119B2 (en) * | 2014-06-27 | 2017-04-18 | Nxp Usa, Inc. | Adaptive high-order nonlinear function approximation using time-domain volterra series to provide flexible high performance digital pre-distortion |
US20160034421A1 (en) * | 2014-08-01 | 2016-02-04 | Infineon Technologies Ag | Digital pre-distortion and post-distortion based on segmentwise piecewise polynomial approximation |
US20160054995A1 (en) * | 2014-08-20 | 2016-02-25 | Freescale Semiconductor, Inc. | Single-instruction multiple data processor |
US10261939B2 (en) * | 2014-08-20 | 2019-04-16 | Nxp Usa, Inc. | Performing lookup table operations on a single-instruction multiple data processor |
US9749161B1 (en) * | 2016-02-23 | 2017-08-29 | Nxp Usa, Inc. | Fixed-point conjugate gradient digital pre-distortion (DPD) adaptation |
US9787336B1 (en) * | 2016-09-29 | 2017-10-10 | Intel IP Corporation | Device and method of pre-distortion of power amplifier input signals |
CN107395294A (en) * | 2017-07-12 | 2017-11-24 | 电子科技大学 | A kind of emitter radio frequency non-ideal characteristic antidote |
US11159188B2 (en) | 2018-05-22 | 2021-10-26 | Micron Technology, Inc. | Wireless devices and systems including examples of compensating power amplifier noise |
US11528043B2 (en) | 2018-05-22 | 2022-12-13 | Micron Technology, Inc. | Wireless devices and systems including examples of compensating power amplifier noise |
CN108733349A (en) * | 2018-07-27 | 2018-11-02 | 珠海市微半导体有限公司 | A kind of trigonometric computing circuit based on fixed-point number |
US11115182B2 (en) * | 2018-07-27 | 2021-09-07 | Crypto Lab Inc. | Apparatus for approximately processing encrypted messages and methods thereof |
US11316716B2 (en) * | 2018-09-11 | 2022-04-26 | Hughes Network Systems, Llc | Radio frequency impairments compensator for broadband quadrature-conversion architectures |
US10819540B2 (en) * | 2018-09-11 | 2020-10-27 | Hughes Network Systems, Llc | Radio frequency impairments compensator for broadband quadrature-conversion architectures |
US20200084068A1 (en) * | 2018-09-11 | 2020-03-12 | Hughes Network Systems, Llc | Radio frequency impairments compensator for broadband quadrature-conversion architectures |
US11451419B2 (en) | 2019-03-15 | 2022-09-20 | The Research Foundation for the State University | Integrating volterra series model and deep neural networks to equalize nonlinear power amplifiers |
US11855813B2 (en) | 2019-03-15 | 2023-12-26 | The Research Foundation For Suny | Integrating volterra series model and deep neural networks to equalize nonlinear power amplifiers |
EP3716052A1 (en) * | 2019-03-27 | 2020-09-30 | INTEL Corporation | Method and apparatus for approximation using polynomials |
US11327754B2 (en) | 2019-03-27 | 2022-05-10 | Intel Corporation | Method and apparatus for approximation using polynomials |
US11139845B2 (en) | 2019-06-07 | 2021-10-05 | Micron Technology, Inc. | Wireless devices and systems including examples of mismatch correction scheme |
US10763905B1 (en) * | 2019-06-07 | 2020-09-01 | Micron Technology, Inc. | Wireless devices and systems including examples of mismatch correction scheme |
US11716104B2 (en) | 2019-06-07 | 2023-08-01 | Micron Technology, Inc. | Wireless devices and systems including examples of mismatch correction scheme |
US10972139B1 (en) | 2020-04-15 | 2021-04-06 | Micron Technology, Inc. | Wireless devices and systems including examples of compensating power amplifier noise with neural networks or recurrent neural networks |
US11601146B2 (en) | 2020-04-15 | 2023-03-07 | Micron Technology, Inc. | Wireless devices and systems including examples of compensating power amplifier noise with neural networks or recurrent neural networks |
US11496341B2 (en) | 2020-08-13 | 2022-11-08 | Micron Technology, Inc. | Wireless devices and systems including examples of compensating I/Q imbalance with neural networks or recurrent neural networks |
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20140086361A1 (en) | Processor having instruction set with user-defined non-linear functions for digital pre-distortion (dpd) and other non-linear applications | |
US20230370937A1 (en) | Method and system for baseband predistortion linearization in multi-channel wideband communication systems | |
US9960900B2 (en) | Modeling of a physical system using two-dimensional look-up table and linear interpolation | |
JP5319013B2 (en) | Apparatus and method for predictive overdrive detection | |
US6956433B2 (en) | Polynomial predistorter using complex vector multiplication | |
CN101615890B (en) | Method and device for processing digital pre-distortion | |
TW201503580A (en) | Pre-distortion method, pre-distortion apparatus and machine readable medium | |
Liszewski et al. | Low-complexity FPGA implementation of Volterra predistorters for power amplifiers | |
US8957729B2 (en) | Memory structure having taps and non-unitary delays between taps | |
CN115529212A (en) | Open-loop-based short-wave communication method, device, equipment and readable storage medium | |
Zheng et al. | Digital predistortion based on QRD-RLS algorithm and its implementation using FPGA | |
JP5339083B2 (en) | Digital distortion compensation method and circuit | |
JP2014116691A (en) | High frequency amplification device and distortion compensation method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AZADET, KAMERAN;YU, MENG-LIN;PINAULT, STEVEN C.;AND OTHERS;SIGNING DATES FROM 20130312 TO 20130422;REEL/FRAME:030269/0149 |
|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035090/0477 Effective date: 20141114 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |