US20140104508A1 - Liquid crystal display device and touch panel - Google Patents
Liquid crystal display device and touch panel Download PDFInfo
- Publication number
- US20140104508A1 US20140104508A1 US14/050,999 US201314050999A US2014104508A1 US 20140104508 A1 US20140104508 A1 US 20140104508A1 US 201314050999 A US201314050999 A US 201314050999A US 2014104508 A1 US2014104508 A1 US 2014104508A1
- Authority
- US
- United States
- Prior art keywords
- liquid crystal
- film
- substrate
- layer
- oxide semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004973 liquid crystal related substance Substances 0.000 title claims abstract description 206
- 239000004065 semiconductor Substances 0.000 claims abstract description 195
- 239000000758 substrate Substances 0.000 claims abstract description 171
- 239000011347 resin Substances 0.000 claims abstract description 49
- 229920005989 resin Polymers 0.000 claims abstract description 49
- 238000001035 drying Methods 0.000 claims abstract description 16
- 238000007789 sealing Methods 0.000 claims abstract description 11
- 239000013078 crystal Substances 0.000 claims description 33
- 239000000853 adhesive Substances 0.000 claims description 17
- 230000001070 adhesive effect Effects 0.000 claims description 17
- 230000008859 change Effects 0.000 claims description 12
- 229910052733 gallium Inorganic materials 0.000 claims description 6
- 229910052738 indium Inorganic materials 0.000 claims description 6
- 229910052725 zinc Inorganic materials 0.000 claims 3
- 239000010410 layer Substances 0.000 description 114
- 239000001301 oxygen Substances 0.000 description 60
- 229910052760 oxygen Inorganic materials 0.000 description 60
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 59
- 238000010438 heat treatment Methods 0.000 description 57
- 238000000034 method Methods 0.000 description 53
- 239000012298 atmosphere Substances 0.000 description 46
- 230000033001 locomotion Effects 0.000 description 39
- 239000007789 gas Substances 0.000 description 38
- 239000011701 zinc Substances 0.000 description 37
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 31
- 230000015572 biosynthetic process Effects 0.000 description 31
- 229910052751 metal Inorganic materials 0.000 description 31
- 239000002184 metal Substances 0.000 description 31
- 229910052710 silicon Inorganic materials 0.000 description 31
- 239000010703 silicon Substances 0.000 description 31
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 30
- 229910001868 water Inorganic materials 0.000 description 30
- 239000003990 capacitor Substances 0.000 description 27
- 238000000151 deposition Methods 0.000 description 27
- 230000002829 reductive effect Effects 0.000 description 27
- 230000008021 deposition Effects 0.000 description 26
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 22
- 230000008569 process Effects 0.000 description 22
- 229910052581 Si3N4 Inorganic materials 0.000 description 20
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 20
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 18
- 239000001257 hydrogen Substances 0.000 description 18
- 229910052739 hydrogen Inorganic materials 0.000 description 18
- 238000000926 separation method Methods 0.000 description 18
- 239000012535 impurity Substances 0.000 description 17
- 238000004519 manufacturing process Methods 0.000 description 17
- 239000000463 material Substances 0.000 description 17
- 229910052814 silicon oxide Inorganic materials 0.000 description 16
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 15
- 238000001514 detection method Methods 0.000 description 15
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 13
- 230000005684 electric field Effects 0.000 description 13
- 239000000919 ceramic Substances 0.000 description 11
- 229910044991 metal oxide Inorganic materials 0.000 description 11
- 150000004706 metal oxides Chemical class 0.000 description 11
- 150000004767 nitrides Chemical class 0.000 description 11
- 229910052757 nitrogen Inorganic materials 0.000 description 11
- 238000003917 TEM image Methods 0.000 description 10
- 230000006870 function Effects 0.000 description 10
- 239000010936 titanium Substances 0.000 description 10
- 239000000203 mixture Substances 0.000 description 9
- 239000000565 sealant Substances 0.000 description 9
- 229910052719 titanium Inorganic materials 0.000 description 9
- 229910052721 tungsten Inorganic materials 0.000 description 9
- 239000010937 tungsten Substances 0.000 description 9
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 description 8
- 125000004429 atom Chemical group 0.000 description 8
- 238000010586 diagram Methods 0.000 description 8
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 8
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 7
- 229910052782 aluminium Inorganic materials 0.000 description 7
- 239000010953 base metal Substances 0.000 description 7
- 230000001590 oxidative effect Effects 0.000 description 7
- 238000004544 sputter deposition Methods 0.000 description 7
- 239000004925 Acrylic resin Substances 0.000 description 6
- 229920000178 Acrylic resin Polymers 0.000 description 6
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 6
- 229910021529 ammonia Inorganic materials 0.000 description 6
- 238000006356 dehydrogenation reaction Methods 0.000 description 6
- 230000006866 deterioration Effects 0.000 description 6
- 239000002245 particle Substances 0.000 description 6
- -1 polyethylene terephthalate Polymers 0.000 description 6
- 229910000077 silane Inorganic materials 0.000 description 6
- 125000006850 spacer group Chemical group 0.000 description 6
- 208000005156 Dehydration Diseases 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 5
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 230000018044 dehydration Effects 0.000 description 5
- 238000006297 dehydration reaction Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 239000011521 glass Substances 0.000 description 5
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 5
- 239000011159 matrix material Substances 0.000 description 5
- 239000012299 nitrogen atmosphere Substances 0.000 description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 239000002356 single layer Substances 0.000 description 5
- 229910052726 zirconium Inorganic materials 0.000 description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 4
- 229910052684 Cerium Inorganic materials 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 4
- 230000007547 defect Effects 0.000 description 4
- 229910052735 hafnium Inorganic materials 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 4
- 229910052746 lanthanum Inorganic materials 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 238000009832 plasma treatment Methods 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- 229910052718 tin Inorganic materials 0.000 description 4
- 229910018137 Al-Zn Inorganic materials 0.000 description 3
- 229910018573 Al—Zn Inorganic materials 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 3
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 3
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 3
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 3
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 3
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- 230000001413 cellular effect Effects 0.000 description 3
- 230000006378 damage Effects 0.000 description 3
- 238000000354 decomposition reaction Methods 0.000 description 3
- 238000003795 desorption Methods 0.000 description 3
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 3
- 150000002431 hydrogen Chemical class 0.000 description 3
- 229910003437 indium oxide Inorganic materials 0.000 description 3
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 3
- 238000012905 input function Methods 0.000 description 3
- 230000007257 malfunction Effects 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 239000004033 plastic Substances 0.000 description 3
- 229920003023 plastic Polymers 0.000 description 3
- 239000009719 polyimide resin Substances 0.000 description 3
- 238000004611 spectroscopical analysis Methods 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 3
- VEDJZFSRVVQBIL-UHFFFAOYSA-N trisilane Chemical compound [SiH3][SiH2][SiH3] VEDJZFSRVVQBIL-UHFFFAOYSA-N 0.000 description 3
- 229910052727 yttrium Inorganic materials 0.000 description 3
- VWQVUPCCIRVNHF-UHFFFAOYSA-N yttrium atom Chemical compound [Y] VWQVUPCCIRVNHF-UHFFFAOYSA-N 0.000 description 3
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 3
- MGWGWNFMUOTEHG-UHFFFAOYSA-N 4-(3,5-dimethylphenyl)-1,3-thiazol-2-amine Chemical compound CC1=CC(C)=CC(C=2N=C(N)SC=2)=C1 MGWGWNFMUOTEHG-UHFFFAOYSA-N 0.000 description 2
- 229910018120 Al-Ga-Zn Inorganic materials 0.000 description 2
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 2
- 229910052779 Neodymium Inorganic materials 0.000 description 2
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 2
- 239000004696 Poly ether ether ketone Substances 0.000 description 2
- 239000004697 Polyetherimide Substances 0.000 description 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 2
- 229910020833 Sn-Al-Zn Inorganic materials 0.000 description 2
- 229910020868 Sn-Ga-Zn Inorganic materials 0.000 description 2
- 229910020994 Sn-Zn Inorganic materials 0.000 description 2
- 229910009069 Sn—Zn Inorganic materials 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 238000004458 analytical method Methods 0.000 description 2
- 229910052786 argon Inorganic materials 0.000 description 2
- 239000002585 base Substances 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- ZMIGMASIKSOYAM-UHFFFAOYSA-N cerium Chemical compound [Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce][Ce] ZMIGMASIKSOYAM-UHFFFAOYSA-N 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000012937 correction Methods 0.000 description 2
- 238000002425 crystallisation Methods 0.000 description 2
- 230000008025 crystallization Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 229910001882 dioxygen Inorganic materials 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 2
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 2
- 239000000395 magnesium oxide Substances 0.000 description 2
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 239000011733 molybdenum Substances 0.000 description 2
- PLDDOISOJJCEMH-UHFFFAOYSA-N neodymium(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Nd+3].[Nd+3] PLDDOISOJJCEMH-UHFFFAOYSA-N 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 239000010955 niobium Substances 0.000 description 2
- JCXJVPUVTGWSNB-UHFFFAOYSA-N nitrogen dioxide Inorganic materials O=[N]=O JCXJVPUVTGWSNB-UHFFFAOYSA-N 0.000 description 2
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 2
- 229960001730 nitrous oxide Drugs 0.000 description 2
- 235000013842 nitrous oxide Nutrition 0.000 description 2
- QGLKJKCYBOYXKC-UHFFFAOYSA-N nonaoxidotritungsten Chemical compound O=[W]1(=O)O[W](=O)(=O)O[W](=O)(=O)O1 QGLKJKCYBOYXKC-UHFFFAOYSA-N 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229920002492 poly(sulfone) Polymers 0.000 description 2
- 229920001230 polyarylate Polymers 0.000 description 2
- 229920001707 polybutylene terephthalate Polymers 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920002530 polyetherether ketone Polymers 0.000 description 2
- 229920001601 polyetherimide Polymers 0.000 description 2
- 229920000139 polyethylene terephthalate Polymers 0.000 description 2
- 239000005020 polyethylene terephthalate Substances 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 239000010948 rhodium Substances 0.000 description 2
- 229910052707 ruthenium Inorganic materials 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 238000005477 sputtering target Methods 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 229910001930 tungsten oxide Inorganic materials 0.000 description 2
- 239000011787 zinc oxide Substances 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 238000004435 EPR spectroscopy Methods 0.000 description 1
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 1
- 229920012266 Poly(ether sulfone) PES Polymers 0.000 description 1
- 239000004952 Polyamide Substances 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 239000004743 Polypropylene Substances 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910020944 Sn-Mg Inorganic materials 0.000 description 1
- WGLPBDUCMAPZCE-UHFFFAOYSA-N Trioxochromium Chemical compound O=[Cr](=O)=O WGLPBDUCMAPZCE-UHFFFAOYSA-N 0.000 description 1
- 238000002441 X-ray diffraction Methods 0.000 description 1
- 229910009369 Zn Mg Inorganic materials 0.000 description 1
- 229910007573 Zn-Mg Inorganic materials 0.000 description 1
- XECAHXYUAAWDEL-UHFFFAOYSA-N acrylonitrile butadiene styrene Chemical compound C=CC=C.C=CC#N.C=CC1=CC=CC=C1 XECAHXYUAAWDEL-UHFFFAOYSA-N 0.000 description 1
- 239000004676 acrylonitrile butadiene styrene Substances 0.000 description 1
- 229920000122 acrylonitrile butadiene styrene Polymers 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910052783 alkali metal Inorganic materials 0.000 description 1
- 150000001340 alkali metals Chemical class 0.000 description 1
- 229910052784 alkaline earth metal Inorganic materials 0.000 description 1
- 150000001342 alkaline earth metals Chemical class 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 239000012300 argon atmosphere Substances 0.000 description 1
- 208000003464 asthenopia Diseases 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000001569 carbon dioxide Substances 0.000 description 1
- 229910002092 carbon dioxide Inorganic materials 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 229910000423 chromium oxide Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 239000002274 desiccant Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- AJNVQOSZGJRYEI-UHFFFAOYSA-N digallium;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Ga+3].[Ga+3] AJNVQOSZGJRYEI-UHFFFAOYSA-N 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 238000010494 dissociation reaction Methods 0.000 description 1
- 230000005593 dissociations Effects 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 239000002803 fossil fuel Substances 0.000 description 1
- 229910001195 gallium oxide Inorganic materials 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- YBMRDBCBODYGJE-UHFFFAOYSA-N germanium oxide Inorganic materials O=[Ge]=O YBMRDBCBODYGJE-UHFFFAOYSA-N 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 229960002050 hydrofluoric acid Drugs 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 229910052976 metal sulfide Inorganic materials 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000013081 microcrystal Substances 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 239000002159 nanocrystal Substances 0.000 description 1
- 229910000480 nickel oxide Inorganic materials 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- GUCVJGMIXFAOAE-UHFFFAOYSA-N niobium atom Chemical compound [Nb] GUCVJGMIXFAOAE-UHFFFAOYSA-N 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- 229910052762 osmium Inorganic materials 0.000 description 1
- SYQBFIAQOQZEGI-UHFFFAOYSA-N osmium atom Chemical compound [Os] SYQBFIAQOQZEGI-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- PVADDRMAFCOOPC-UHFFFAOYSA-N oxogermanium Chemical compound [Ge]=O PVADDRMAFCOOPC-UHFFFAOYSA-N 0.000 description 1
- GNRSAWUEBMWBQH-UHFFFAOYSA-N oxonickel Chemical compound [Ni]=O GNRSAWUEBMWBQH-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 239000004417 polycarbonate Substances 0.000 description 1
- 229920000515 polycarbonate Polymers 0.000 description 1
- 229920000728 polyester Polymers 0.000 description 1
- 239000011112 polyethylene naphthalate Substances 0.000 description 1
- 229920001155 polypropylene Polymers 0.000 description 1
- 229920002689 polyvinyl acetate Polymers 0.000 description 1
- 239000011118 polyvinyl acetate Substances 0.000 description 1
- 229920000915 polyvinyl chloride Polymers 0.000 description 1
- 239000004800 polyvinyl chloride Substances 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 230000001846 repelling effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 229910052703 rhodium Inorganic materials 0.000 description 1
- MHOVAHRLVXNVSD-UHFFFAOYSA-N rhodium atom Chemical compound [Rh] MHOVAHRLVXNVSD-UHFFFAOYSA-N 0.000 description 1
- 238000005096 rolling process Methods 0.000 description 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000003980 solgel method Methods 0.000 description 1
- 238000012916 structural analysis Methods 0.000 description 1
- 239000012209 synthetic fiber Substances 0.000 description 1
- 229920002994 synthetic fiber Polymers 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000002834 transmittance Methods 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
- 230000003313 weakening effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
- G06F3/0443—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means using a single layer of sensing electrodes
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/133305—Flexible substrates, e.g. plastics, organic film
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/133345—Insulating layers
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/13338—Input devices, e.g. touch panels
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1341—Filling or closing of cells
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0412—Digitisers structurally integrated in a display
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
- G06F3/0445—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means using two or more layers of sensing electrodes, e.g. using two layers of electrodes separated by a dielectric layer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
- G06F3/0446—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means using a grid-like structure of electrodes in at least two directions, e.g. using row and column electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1341—Filling or closing of cells
- G02F1/13415—Drop filling process
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
- G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
- G02F2201/121—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode common or background
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
- G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
- G02F2201/123—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode pixel
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2202/00—Materials and properties
- G02F2202/10—Materials and properties semiconductor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2203/00—Indexing scheme relating to G06F3/00 - G06F3/048
- G06F2203/041—Indexing scheme relating to G06F3/041 - G06F3/045
- G06F2203/04103—Manufacturing, i.e. details related to manufacturing processes specially suited for touch sensitive devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
Definitions
- the present invention relates to a liquid crystal display device including a transistor using an oxide semiconductor film and a touch panel including the liquid crystal display device.
- Transistors which are used for many liquid crystal display devices and organic EL display devices have been formed using a silicon semiconductor film such as an amorphous silicon film or a polycrystalline silicon film.
- Patent Documents 1 and 2 For example, a technique is disclosed in which a transistor manufactured using an In—Ga—Zn oxide film as an oxide semiconductor film is used as a switching element or the like of a pixel (see Patent Documents 1 and 2).
- Non-Patent Document 1 we develop a technique in which an oxide semiconductor film having a noble crystal structure is manufactured over a glass substrate (see Non-Patent Document 1).
- An oxide semiconductor is a semiconductor material whose band gap is wider than that of silicon and whose intrinsic carrier density is lower than that of silicon.
- a transistor including an oxide semiconductor film (hereinafter referred to as an oxide semiconductor transistor) can have extremely lower off-state current than a transistor including an amorphous silicon film or a polycrystalline silicon film.
- the display device can have low power consumption.
- Non-Patent Document 1 With a transistor including a crystalline oxide semiconductor film, the density of pixels can be increased, and high definition of a display device can be achieved (see Non-Patent Document 1).
- Liquid crystal display devices are no exception. It is known that power consumption of liquid crystal display devices varies depending on a method for applying an electric field to a liquid crystal layer (display mode). Power consumption for changing alignment of a liquid crystal material (rewriting a pixel) in a horizontal electric field mode is lower than that in a vertical electric field mode such as a twisted nematic (TN) mode or a vertical alignment (VA) mode.
- TN twisted nematic
- VA vertical alignment
- liquid crystal display devices of a horizontal electric field mode can have a wider viewing angle than that of a vertical electric field mode, in recent years, liquid crystal display devices with a variety of screen sizes are used as display devices of television devices, mobile devices, and the like.
- a pixel electrode and a common electrode are provided on a substrate side of a pair of substrates which are arranged with a liquid crystal layer provided therebetween, where a transistor is manufactured, and an electric field in a substantially horizontal direction is applied to a liquid crystal molecule.
- Typical examples of a horizontal electric field mode are an in-plane-switching (IPS) mode and a fringe field switching (FFS) mode.
- a substrate having flexibility has advantages in that mechanical strength with respect to vibration and shock is excellent as compared to a glass substrate, the thickness is easily suppressed, and a degree of freedom in shape is high. Therefore, a semiconductor device using the substrate having flexibility is expected to have a variety of applications.
- an object of one embodiment of the present invention is to provide a highly reliable liquid crystal display device which uses a flexible substrate and is manufactured using a crystalline oxide semiconductor film for a backplane.
- a liquid crystal display device is manufactured using a material containing water as little as possible and by a structure and a manufacturing method which prevent entry of water as much as possible, which leads to resolution of decrease in reliability.
- a planarization film be formed as a base film of a pixel electrode. Since the planarization film needs to be formed thick so as to reduce unevenness of a transistor, an organic resin film is generally used as a planarization film. However, an organic resin film has a higher hygroscopic property than an inorganic insulating film; thus, there is a problem in combination with an oxide semiconductor transistor.
- a liquid crystal display device of one embodiment of the present invention over a substrate having heat resistance, an element layer including an oxide semiconductor transistor, an organic resin film over the oxide semiconductor transistor, a pixel electrode and a common electrode over the organic resin film, and an alignment film over the pixel electrode and the common electrode is formed, the element layer is transferred to a first substrate having flexibility, and then, drying treatment is performed before a liquid crystal layer is sealed between the first substrate and a second substrate having flexibility. Steps from the drying treatment to sealing of the liquid crystal layer are performed without exposure to the air.
- one embodiment of the present invention is a touch panel including the liquid crystal display device of the above embodiment as a display portion.
- a liquid crystal display device having as high reliability as a practical level, which uses a flexible substrate and includes an oxide semiconductor transistor for a backplane, can be provided.
- FIG. 1 is a plan view illustrating a structure example of a liquid crystal panel
- FIG. 2 is a cross-sectional view illustrating a structure example of the liquid crystal panel, taken along line B 1 -B 2 in FIG. 1 ;
- FIG. 3 is a plan view illustrating a structure example of a pixel
- FIG. 4 is a cross-sectional view of the pixel taken along line A 1 -A 2 in FIG. 3 ;
- FIG. 5 is a cross-sectional view of the pixel taken along line A 3 -A 4 in FIG. 3 ;
- FIG. 6 is a cross-sectional view illustrating an example of a connection structure of a common electrode and a terminal portion
- FIG. 7 is a cross-sectional view illustrating an example of a connection structure of wirings (electrodes) of a liquid crystal panel
- FIGS. 8A to 8D are cross-sectional views illustrating an example of a method for manufacturing a transistor
- FIGS. 9A to 9C are cross-sectional views illustrating an example of steps following the step in FIG. 8D ;
- FIG. 10 is a cross-sectional view illustrating a structure example of a touch panel including the liquid crystal panel in FIG. 1 ;
- FIG. 11 is a plan view illustrating a structure example of a touch sensor of the touch panel in FIG. 10 ;
- FIG. 12A is a cross-sectional view of the touch panel taken along line C 1 -C 2 in FIG. 11 and FIG. 12B is a plan view of a region 240 in FIG. 11 ;
- FIG. 13 is a block diagram illustrating a structure example of a liquid crystal display device including the liquid crystal panel in FIG. 1 ;
- FIG. 14 is a circuit diagram illustrating a configuration example of a pixel
- FIG. 15 is a timing chart illustrating an example of a method for driving the liquid crystal display device in FIG. 13 ;
- FIGS. 16A to 16E each illustrate an electronic device
- FIG. 17 is a graph showing the intensities of gas molecules having a mass-to-charge ratio (m/z) of 18 and being released from circuit boards (each including an organic resin film) of a liquid crystal panel, which are obtained by TDS;
- FIG. 18 is a graph showing the intensities of gas molecules having a mass-to-charge ratio (m/z) of 18 and being released from circuit boards (not including an organic resin film) of a liquid crystal panel, which are obtained by TDS;
- FIG. 19 is a graph showing a change in an operation margin width with respect to an operation time of a scan line driver circuit (subjected to heat treatment);
- FIG. 20 is a graph showing a change in an operation margin width with respect to an operation time of a scan line driver circuit (not subjected to heat treatment);
- FIGS. 21A to 21C are cross-sectional views illustrating steps of manufacturing a liquid crystal display device
- FIG. 22 is a cross-sectional view illustrating a step of manufacturing a liquid crystal display device
- FIG. 23 is a block diagram illustrating a structure example of a liquid crystal display device including a liquid crystal panel
- FIG. 24 is a perspective view of a touch sensor
- FIG. 25 is a plan view of a touch sensor
- FIG. 26 is a cross-sectional view of a touch sensor
- FIG. 27 is a circuit diagram of a touch sensor
- FIG. 28 is a mask pattern of a touch sensor
- FIG. 29 shows an example of specifications of a liquid crystal panel
- FIG. 30 illustrates an electronic device
- FIG. 31 illustrates an electronic device.
- the category of a liquid crystal display device includes a liquid crystal panel in which liquid crystal elements are formed in respective pixels, and a module in which an IC or the like including a driver circuit or a controller and a light source such as a backlight or a frontlight are mounted on the liquid crystal panel.
- FIG. 1 is a plan view illustrating an example of a structure of a liquid crystal panel 10 .
- FIG. 2 is a cross-sectional view illustrating an example of a structure of the liquid crystal panel 10 and corresponds to a cross-sectional view taken along line B 1 -B 2 in FIG. 1 .
- FIG. 23 is a block diagram illustrating an example of a structure of the liquid crystal panel 10 .
- the liquid crystal panel 10 includes a display portion 30 , a scan line driver circuit 41 , a scan line driver circuit 42 , and a data line driver circuit 43 .
- the display portion 30 includes a plurality of pixels 31 connected to scan lines 110 and data lines 111 .
- FIG. 14 is a circuit diagram illustrating a configuration example of the pixel 31 .
- the pixel 31 includes a transistor 35 and a liquid crystal element 36 .
- the transistor 35 is a switching element which controls an electrical connection between the liquid crystal element 36 and the data line 111 .
- the transistor 35 is turned on or off by a scan signal input from its gate through the scan line 110 .
- FIG. 3 is a plan view illustrating a structure example of the pixel 31 .
- FIG. 4 is a cross-sectional view illustrating a structure example of the pixel 31 taken along line A 1 -A 2 in FIG. 3 .
- FIG. 5 is a cross-sectional view illustrating a structure example of the pixel 31 taken along line A 3 -A 4 in FIG. 3 .
- the pixel 31 of an FFS mode is used in the liquid crystal panel 10
- the pixel 31 of an IPS mode may be used.
- the display portion 30 , the scan line driver circuit 41 , the scan line driver circuit 42 , and the data line driver circuit 43 each include a transistor including an oxide semiconductor.
- FIG. 2 illustrates a transistor 45 in the data line driver circuit 43
- FIG. 4 illustrates the transistor 35 in the pixel 31 .
- transistors having the same structure are formed in the display portion 30 .
- the scan line driver circuit 41 , the scan line driver circuit 42 , and the data line driver circuit 43 bottom-gate transistors including an oxide semiconductor film as a semiconductor layer are used.
- the scan lines 110 of odd-numbered rows are connected to one of the scan line driver circuits 41 and 42 and the scan lines 110 of even-numbered rows are connected to the other of the scan line driver circuits 41 and 42 .
- the data lines 111 are connected to the data line driver circuit 43 .
- the transistor 35 in the pixel 31 is connected to the scan line 110 and the data line 111 .
- a liquid crystal layer 140 sealed by a sealing member 215 is provided between the substrate 100 and the substrate 200 .
- the cell gap of the liquid crystal panel 10 is maintained by a spacer 141 formed over the substrate 200 (see FIG. 5 ).
- the spacer 141 is formed in a region where the scan line 110 and the data line 111 overlap with each other. Such a region does not contribute to display because it is a region where the alignment of the liquid crystal material is disordered.
- the aperture ratio of the pixel 31 can be increased to 50% or more.
- a terminal portion 60 connected to an FPC 61 is formed outside the sealing member 215 .
- an electrode 162 is formed using the same transparent conductive film as a common electrode 115 , and the FPC 61 and the electrode 162 are electrically connected to each other through an anisotropic conductive film.
- the electrode 162 is electrically connected to the display portion 30 , the scan line driver circuit 41 , the scan line driver circuit 42 , and the data line driver circuit 43 and is formed using a conductive film forming the data line 111 .
- a wiring 161 connecting the electrode 162 to the display portion 30 , the scan line driver circuit 41 , the scan line driver circuit 42 , and the data line driver circuit 43 can be formed using the same conductive film as the scan line 110 .
- Each of the substrates 100 and 200 is flexible and can be a substrate of a resin such as plastic.
- a plastic substrate include polyester typified by polyethylene terephthalate (PET), polyethersulfone (PES), polyethylene naphthalate (PEN), polycarbonate (PC), a polyamide synthetic fiber, polyetheretherketone (PEEK), polysulfone (PSF), polyetherimide (PEI), polyarylate (PAR), polybutylene terephthalate (PBT), polyimide, an acrylonitrile butadiene styrene resin, polyvinyl chloride, polypropylene, polyvinyl acetate, an acrylic resin, and the like.
- PET polyethylene terephthalate
- PES polyethersulfone
- PEN polyethylene naphthalate
- PC polycarbonate
- PEEK polyetheretherketone
- PSF polysulfone
- PEI polyetherimide
- PAR polyarylate
- PBT polybuty
- At least one of a pair of flat surfaces may have an insulating property and be covered with a ceramic layer having a property of transmitting visible light.
- a substrate formed using a resin tends to have a lower resistance to physical impact which causes damage than a glass substrate or the like, the substrate 100 or 200 covered with a ceramic layer having the above properties can be hardly damaged on its surface while maintaining a property of transmitting visible light.
- a ceramic layer it is preferable to use any of a metal oxide, a metal nitride, a metal carbide, a metal arsenide, a metal sulphide, a silicon oxide, and a silicon carbide which have a property of transmitting visible light and an insulating property.
- the ceramic layer it is possible to use titanium oxide, aluminum oxide, chromium oxide, magnesium oxide, nickel oxide, zirconium oxide, silicon nitride, aluminum nitride, titanium oxynitride, silicon carbide, silicon oxynitride, or the like.
- the ceramic layer can be formed by a sol-gel method, an evaporation method, a CVD method, a sputtering method, or the like.
- the ceramic layer may be formed over the substrate 100 or 200 in such a manner that a ceramic layer is formed over a substrate having high heat resistance by any of the above methods, separated from the substrate having high heat resistance, and then transferred to the substrate 100 or 200 .
- ceramic particles together with a gas are blown to the substrate 100 or 200 at high speed, so that the ceramic layer can be formed over the substrate 100 or 200 .
- the common electrode 115 and a pixel electrode 116 face each other with an insulating film 136 provided therebetween.
- the common electrode 115 is formed as one electrode in the display portion 30 , and in each of the pixels 31 , an opening is formed in a connection portion between the pixel electrode 116 and the transistor 35 .
- the pixel electrode 116 is divided for each of the pixels 31 , and the pixel electrode 116 included in each of the pixels 31 has a striped region.
- FIG. 3 illustrates the case where a slit-shaped opening is provided in the pixel electrode 116 .
- the liquid crystal element 36 see FIG.
- the 14 ) in the pixel 31 includes the common electrode 115 , the pixel electrode 116 , and the liquid crystal layer 140 . Alignment of the liquid crystal material of the liquid crystal layer 140 is changed by the action of an electric field generated between the common electrode 115 and the pixel electrode 116 .
- a slit-shaped opening can be formed in a portion overlapping with the pixel electrode 116 .
- a capacitor C1 is formed in a region where the pixel electrode 116 and the common electrode 115 overlap with each other with the insulating film 136 provided therebetween (see FIG. 14 ).
- a capacitor C2 formed by additionally forming a wiring referred to as an auxiliary capacitor wiring in the pixel 31 is not necessary.
- the capacitor C1 (>0 fF) including the pixel electrode 116 , the common electrode 115 , and the insulating film 136 is provided and the capacitor C2 using the auxiliary capacitor wiring as an electrode is not provided. That is, the capacitance value of the capacitor C1 exceeds 0 (fF) and can be approximately several hundred (fF); on the other hand, that of the capacitor C2 is 0 (fF).
- the aperture ratio can be increased.
- the aperture ratio can be increased to 50% or greater, further 60% or greater.
- a black matrix 210 Over the substrate 200 , a black matrix 210 , a color filter 211 , an overcoat 212 , and an alignment film 213 are formed.
- the color filter 211 is formed in a region overlapping with the pixel electrode 116 , and the black matrix 210 is provided to cover a region which does not contribute to display and in which the scan line 110 , the data line 111 , and the like are formed.
- the common electrode 115 is electrically connected to a wiring 117 over an insulating film 131 .
- the wiring 117 is formed outside the display portion 30 and is electrically connected to the electrode 162 in the terminal portion 60 in a manner similar to that of the wiring 161 in FIG. 2 . With such a structure, a potential can be applied to the common electrode 115 from the outside of the liquid crystal panel 10 .
- An FFS-mode liquid crystal panel can have a wider viewing angle and higher contrast than an IPS-mode liquid crystal panel and can be driven at lower voltage than an IPS-mode one; thus, it is extremely preferable that by using a transistor including an oxide semiconductor, a high definition display device of a mobile electronic device can be obtained.
- a pixel electrode and a common electrode overlap with each other; thus, a storage capacitor can be added to a pixel without providing a storage capacitor wiring, which enables the aperture ratio to be increased.
- a method for manufacturing a circuit board of the liquid crystal panel 10 illustrated in FIG. 1 is described below.
- FIGS. 8A to 8D and FIGS. 9A to 9C are cross-sectional views illustrating an example of a method for manufacturing the transistor 35 in the display portion 30 , and the transistors in the scan line driver circuit 41 , the scan line driver circuit 42 , and the data line driver circuit 43 which have the same structure are formed over a substrate 180 at the same time as the transistor 35 .
- a separation layer 174 , an insulating film 175 over the separation layer 174 , and a conductive film 301 , which forms a wiring and an electrode in the first layer over the insulating film 175 , are formed over the substrate 180 .
- a substrate having heat resistance high enough to withstand a later manufacturing step is preferable, and for example, a glass substrate, a ceramic substrate, a quartz substrate, a sapphire substrate, or the like is used.
- a metal film, a metal oxide film, or a film in which a metal film and a metal oxide film are stacked can be used.
- the metal film and the metal oxide film can be either a single layer or a stacked structure of a plurality of layers.
- a metal nitride film or a metal oxynitride film can also be used.
- the separation layer 174 can be formed by a sputtering method or a CVD method such as a plasma CVD method.
- Examples of metals used for the separation layer 174 include tungsten (W), molybdenum (Mo), titanium (Ti), tantalum (Ta), niobium (Nb), nickel (Ni), cobalt (Co), zirconium (Zr), zinc (Zn), ruthenium (Ru), rhodium (Rh), palladium (Pd), osmium (Os), iridium (Ir), and the like.
- the separation layer 174 can also be formed using a film made of an alloy containing the above metal as a main component or a compound containing the above metal.
- the separation layer 174 having a stack of a metal film and a metal oxide film can be formed by forming a base metal film and then, oxidizing or nitriding the surface of the metal film.
- plasma treatment may be performed on the base metal film in an oxygen atmosphere or an N 2 O atmosphere, or heat treatment may be performed on the base metal film in an oxygen atmosphere or an N 2 O atmosphere.
- the metal film can be oxidized by forming a silicon oxide film or a silicon oxynitride film so as to be in contact with the base metal film.
- the metal film can be nitrided by forming a silicon oxynitride film or a silicon nitride film so as to be in contact with the base metal film.
- high-density plasma treatment in which a plasma density is greater than or equal to 1 ⁇ 10 11 cm ⁇ 3 , preferably in the range of 1 ⁇ 10 11 cm ⁇ 3 to 9 ⁇ 10 15 cm ⁇ 3 and which uses a high frequency wave such as a microwave (for example, a frequency is 2.45 GHz) may be performed.
- the separation layer 174 in which a metal film and a metal oxide film are stacked may be formed by oxidizing a surface of the base metal film; however, a metal oxide film may be separately formed after a metal film has been formed.
- a metal oxide film may be separately formed after a metal film has been formed.
- tungsten as a metal
- a tungsten film is formed as the base metal film by a sputtering method, a CVD method, or the like, and then the tungsten film is subjected to plasma treatment. Accordingly, the tungsten film corresponding to the metal film and a metal oxide film which is in contact with the metal film and formed of an oxide of tungsten can be formed.
- the insulating film 175 is formed using an insulating material such as silicon oxide, silicon nitride, silicon oxynitride, or silicon nitride oxide by a CVD method, a sputtering method, or the like.
- the insulating film 175 is provided in order that alkali metal such as Na or alkaline earth metal contained in the substrate 180 can be prevented from diffusing into a semiconductor layer 120 formed later and adversely affecting characteristics of a semiconductor element such as the transistor.
- the insulating film 175 has a function of preventing an impurity element contained in the separation layer 174 from diffusing into the semiconductor layer 120 , and also has a function of protecting an element layer 170 in a later step of separating the element layer 170 .
- the separation layer 174 can be easily separated or a semiconductor element or a wiring can be prevented from being cracked or damaged in the later separation step.
- the insulating film 175 may be a single insulating film or a stack of a plurality of insulating films.
- the insulating film 175 is formed by sequentially stacking a 100-nm-thick silicon oxynitride film, a 50-nm-thick silicon nitride oxide film, and a 100-nm-thick silicon oxynitride film.
- the material and the thickness of each film, and the number of stacked films are not limited to them.
- an insulating film including silicon oxide, silicon nitride, silicon oxynitride, silicon nitride oxide, or the like may be formed between the substrate 180 and the separation layer 174 in order to increase adhesion between the substrate 180 and the separation layer 174 .
- a single layer or two or more layers of a film including a conductive material containing one or more kinds of aluminum, titanium, chromium, cobalt, nickel, copper, yttrium, zirconium, molybdenum, ruthenium, silver, tantalum, and tungsten are preferably formed.
- a film in which a copper film is stacked over a tungsten nitride film or a single layer film of tungsten can be formed.
- the scan line 110 which also serves as a gate electrode of the transistor is formed by a photolithography process and an etching step.
- a mask formed of a resist (hereinafter referred to as a resist mask) is formed over the conductive film 301 by using a first photomask and then the conductive film 301 is etched, so that the scan line 110 is formed. Then, the resist mask is removed ( FIG. 8B ).
- FIG. 7 is a cross-sectional view illustrating an example of a connection structure of wirings (electrodes) formed outside the display portion 30 and illustrates a structure in which the electrode 171 in the first layer and an electrode 172 in the second layer are connected to each other through an electrode 173 .
- a connection structure is applied to the scan line driver circuit 41 , the scan line driver circuit 42 , the data line driver circuit 43 , a lead wiring, and the like.
- the insulating film 131 is formed to cover the scan line 110 (the wiring and the electrode in the first layer), and a three-layer stack of oxide semiconductor films 311 to 313 is formed over the insulating film 131 ( FIG. 8C ).
- the insulating film 131 serves as a gate insulating film of the transistor 35 .
- the insulating film 131 may be formed of a single layer or a stacked layer using an insulating film containing one or more of aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, and tantalum oxide.
- a multilayer film including a silicon nitride film as the first layer and a silicon oxide film as the second layer may be used.
- the silicon oxide film in the second layer can be a silicon oxynitride film.
- the silicon nitride film in the first layer can be replaced with a silicon nitride oxide film.
- a silicon oxide film with a low defect density is preferably used. Specifically, a silicon oxide film which has a spin density of 3 ⁇ 10 17 spins/cm 3 or less, preferably 5 ⁇ 10 16 spins/cm 3 or less corresponding to a signal at a g-factor of 2.001 in electron spin resonance (ESR) is used. As the silicon oxide film, a silicon oxide film having excess oxygen is preferably used. As the silicon nitride film, a silicon nitride film from which hydrogen and ammonia are less released is used. The amount of released hydrogen and ammonia is preferably measured by thermal desorption spectroscopy (TDS) analysis.
- TDS thermal desorption spectroscopy
- silicon nitride oxide refers to an insulating material that contains more nitrogen than oxygen
- silicon oxynitride refers to an insulating material that contains more oxygen than nitrogen
- the three-layer stack of the oxide semiconductor films 311 to 313 forms the semiconductor layer 120 in the transistor. Although the three-layer stack of the oxide semiconductor films ( 311 to 313 ) is formed here ( FIG. 8C ), a single-layer structure or another stacked-layer structure may be employed.
- the semiconductor layer 120 of the transistor is formed by a photolithography process and an etching step.
- a resist mask is formed over the oxide semiconductor film 311 by using a second photomask and then the oxide semiconductor films 311 to 313 are etched, so that the semiconductor layer 120 is formed. Then, the resist mask is removed ( FIG. 8D ).
- the oxide semiconductor film forming the semiconductor layer 120 contains a large amount of hydrogen, the hydrogen and an oxide semiconductor are bonded to each other, so that part of the hydrogen serves as a donor and causes generation of an electron which is a carrier. As a result, the threshold voltage of the transistor shifts in the negative direction. Therefore, it is preferable that, after formation of the oxide semiconductor film, dehydration treatment (dehydrogenation treatment) be performed to remove hydrogen or moisture from the oxide semiconductor film so that the oxide semiconductor film is highly purified to contain impurities as little as possible.
- dehydration treatment dehydrogenation treatment
- oxygen in the oxide semiconductor film is also reduced by the dehydration treatment (dehydrogenation treatment) in some cases. Accordingly, it is preferable that oxygen be added to the oxide semiconductor film to fill oxygen vacancies increased by the dehydration treatment (dehydrogenation treatment).
- supplying oxygen to an oxide semiconductor film may be expressed as oxygen adding treatment, or treatment for making the oxygen content of an oxide semiconductor film be in excess of that of the stoichiometric composition may be expressed as treatment for making an oxygen-excess state.
- the oxide semiconductor film can be turned into an i-type (intrinsic) or substantially i-type (intrinsic) oxide semiconductor film which is extremely close to an i-type oxide semiconductor film.
- substantially intrinsic means that the oxide semiconductor film contains extremely few (close to zero) carriers derived from a donor and has a carrier density of lower than or equal to 1 ⁇ 10 17 /cm 3 , lower than or equal to 1 ⁇ 10 16 /cm 3 , lower than or equal to 1 ⁇ 10 15 /cm 3 , lower than or equal to 1 ⁇ 10 14 /cm 3 , or lower than or equal to 1 ⁇ 10 13 /cm 3 .
- the transistor including an i-type or substantially i-type oxide semiconductor film can have extremely favorable off-state current characteristics.
- the drain current when the transistor including an oxide semiconductor film is in an off state can be less than or equal to 1 ⁇ 10 ⁇ 18 A, preferably less than or equal to 1 ⁇ 10 ⁇ 21 A, more preferably less than or equal to 1 ⁇ 10 ⁇ 24 A at room temperature (approximately 25° C.), or the drain current can be less than or equal to 1 ⁇ 10 ⁇ 15 A, preferably less than or equal to 1 ⁇ 10 ⁇ 18 A, more preferably less than or equal to 1 ⁇ 10 ⁇ 21 A at 85° C.
- an off state of a transistor refers to a state where gate voltage is sufficiently lower than threshold voltage in the case of an n-channel transistor. Specifically, when the gate voltage is lower than the threshold voltage by 1 V or more, 2 V or more, or 3 V or more, the transistor is turned off.
- the capacitor C1 illustrated in FIG. 14 is formed in a region where the pixel electrode 116 and the common electrode 115 overlap with each other with the insulating film 136 provided therebetween.
- the capacitance of the capacitor C1 becomes higher; on the other hand, as the area of the region decreases, the capacitance of the capacitor C1 becomes lower.
- the off-state current of the transistor 35 can be extremely small; thus, the amount of charge leaked from the capacitor C1 can be smaller than that in a liquid crystal display device in which a transistor using silicon is used as a switching element in a pixel. Therefore, in the liquid crystal display device of one embodiment of the present invention, the capacitance of the capacitor C1 can be smaller than that in a liquid crystal display device in which a transistor using silicon is used as a switching element in a pixel, and the area of the region where the pixel electrode 116 and the common electrode 115 overlap with each other with the insulating film 136 provided therebetween can be reduced. As a result, in the liquid crystal display device of one embodiment of the present invention, the transmittance of the pixel 31 can be increased, so that the amount of light lost in the liquid crystal panel is reduced; thus, power consumption of the liquid crystal display device can be reduced.
- the oxide semiconductor films 311 to 313 are provided so that a channel of the transistor is formed in mainly the oxide semiconductor film 312 of the semiconductor layer 120 .
- the method for manufacturing the oxide semiconductor films 311 to 313 is described in detail later.
- a conductive film 302 forming a wiring and an electrode in the second layer is formed over the entire area of the substrate 180 .
- the conductive film 302 can be formed in a manner similar to that of the conductive film 301 .
- the conductive film 302 has a three-layer structure. Titanium films are formed as the first and third layers and an aluminum film is formed as the second layer. The titanium films and the aluminum film are formed by a sputtering method.
- a resist mask is formed over the conductive film 302 and the insulating film 131 by using a third photomask.
- the conductive film 302 is etched using this resist mask, so that the data line 111 connected to the semiconductor layer 120 and an electrode 112 are formed ( FIG. 9B ).
- the data line 111 and the electrode 112 serve as a source electrode and a drain electrode of the transistor.
- the wiring 161 in FIG. 2 , the wiring 117 in FIG. 6 , the electrode 172 in FIG. 7 , and the like which are in the second layer are formed using the conductive film 302 .
- the wiring 117 in FIG. 6 is a lead wiring for connecting the common electrode 115 to the terminal portion 60 .
- an inorganic insulating film is formed so as to cover the entire area of the substrate 180 .
- a stack of insulating films 132 to 134 formed using inorganic insulating materials is formed ( FIG. 9C ).
- the insulating films 132 and 133 be oxide films and the insulating film 134 be a nitride insulating film.
- the use of a nitride insulating film as the insulating film 134 can suppress entry of impurities such as hydrogen and water into the semiconductor layer of the transistor from the outside. Note that the insulating film 132 is not necessarily provided.
- the oxide film in which the oxygen content is higher than that in the stoichiometric composition is preferably used. In that case, oxygen can be prevented from being released from the oxide semiconductor films 311 to 313 , and the oxygen contained in an oxygen excess region can be transferred to the oxide semiconductor film to fill oxygen vacancies.
- the oxygen vacancies in the oxide semiconductor film can be filled.
- the feature of the oxide insulating film is that the number of oxygen molecules released from the oxide insulating film is greater than or equal to 1.0 ⁇ 10 18 molecules/cm 3 when measured by thermal desorption spectroscopy (hereinafter referred to as TDS).
- TDS thermal desorption spectroscopy
- oxygen excess region When such an oxygen excess region is present in a region overlapping with at least the semiconductor layer 120 including the oxide semiconductor films 311 to 313 , oxygen is prevented from being released from the oxide semiconductor films 311 to 313 and the oxygen contained in the oxygen excess region can be transferred to the oxide semiconductor films 311 to 313 to fill oxygen vacancies.
- the insulating film 132 is preferably an oxide film which penetrates oxygen. Oxygen which enters the insulating film 132 from the outside partly remains in the insulating film 132 . Further, oxygen which is contained in the insulating film 132 from the first is released from the insulating film 132 to the outside in some cases.
- the insulating film 132 is preferably an oxide insulating film having a high coefficient of diffusion of oxygen.
- the thickness of the insulating film 132 can be greater than or equal to 5 nm and less than or equal to 150 nm, preferably greater than or equal to 5 nm and less than or equal to 50 nm, more preferably greater than or equal to 10 nm and less than or equal to 30 nm.
- the thickness of the insulating film 131 can be greater than or equal to 30 nm and less than or equal to 500 nm, preferably greater than or equal to 150 nm and less than or equal to 400 nm.
- an insulating film having a bather property against nitrogen is preferably used as one or both of the insulating films 132 and 133 .
- a dense oxide insulating film can have a barrier property against nitrogen.
- an oxide insulating film which can be etched at a rate less than or equal to 10 nm per minute when the temperature is 25° C. and 0.5 wt % of fluoric acid is used is preferably used.
- the nitrogen concentration measured by secondary ion mass spectrometry is preferably higher than or equal to the lower limit of measurement by SIMS and lower than 3 ⁇ 10 20 atoms/cm 3 , more preferably higher than or equal to 1 ⁇ 10 18 atoms/cm 3 and lower than or equal to 1 ⁇ 10 20 atoms/cm 3 .
- SIMS secondary ion mass spectrometry
- the insulating film 132 can be formed under the following conditions.
- the substrate placed in a treatment chamber of a PECVD apparatus, which is vacuum-evacuated, is held at a temperature higher than or equal to 180° C. and lower than or equal to 400° C., preferably higher than or equal to 200° C. and lower than or equal to 370° C.
- a deposition gas containing silicon and an oxidizing gas are introduced as a source gas into the treatment chamber the pressure in the treatment chamber is greater than or equal to 20 Pa and less than or equal to 250 Pa, preferably greater than or equal to 40 Pa and less than or equal to 200 Pa, and high-frequency power is supplied to an electrode provided in the treatment chamber.
- Typical examples of the deposition gas containing silicon include silane, disilane, trisilane, and silane fluoride.
- oxidizing gas oxygen, ozone, dinitrogen monoxide, and nitrogen dioxide can be given as examples.
- a nitride insulating film with a low hydrogen content may be provided.
- the nitride insulating film is as follows, for example: the number of hydrogen molecules released from the nitride insulating film is less than 5.0 ⁇ 10 21 molecules/cm 3 , preferably less than 3.0 ⁇ 10 21 molecules/cm 3 , more preferably less than 1.0 ⁇ 10 21 molecules/cm 3 when measured by TDS.
- the insulating film 134 has a thickness large enough to prevent entry of impurities such as hydrogen and water into the transistor from the outside.
- the thickness can be greater than or equal to 50 nm and less than or equal to 200 nm, preferably greater than or equal to 50 nm and less than or equal to 150 nm, and further preferably greater than or equal to 50 nm and less than or equal to 100 nm.
- the insulating films 132 to 134 can be formed by any of a variety of deposition methods such as a PECVD method and a sputtering method. It is preferable that the insulating films 132 to 134 be formed in succession in a vacuum. In such a case, entry of impurities into each interface can be suppressed. In the case where the materials used for the insulating film 132 and the insulating film 133 have the same composition, the interface between the insulating film 132 and the insulating film 133 cannot be clearly observed in some cases.
- a silicon oxide film or a silicon oxynitride film can be formed by a PECVD method under the following formation conditions.
- the substrate is held at a temperature higher than or equal to 180° C. and lower than or equal to 400° C., preferably higher than or equal to 200° C. and lower than or equal to 370° C.
- a deposition gas containing silicon and an oxidizing gas are introduced as a source gas into the treatment chamber, the pressure in the treatment chamber is greater than or equal to 20 Pa and less than or equal to 250 Pa, preferably greater than or equal to 40 Pa and less than or equal to 200 Pa, and high-frequency power is supplied to an electrode provided in the treatment chamber.
- Typical examples of the deposition gas containing silicon include silane, disilane, trisilane, and silane fluoride.
- Examples of the oxidizing gas include oxygen, ozone, dinitrogen monoxide, and nitrogen dioxide.
- the hydrogen content in the insulating film 132 can be reduced and dangling bonds in the insulating film 132 can be reduced.
- Oxygen released from the insulating film 133 is captured by the dangling bonds in the insulating film 132 in some cases; thus, in the case where the dangling bonds in the insulating film 132 are reduced, oxygen in the insulating film 133 can enter the semiconductor layer 120 efficiently to fill the oxygen vacancies in the semiconductor layer 120 .
- the amount of hydrogen entering the semiconductor layer 120 can be reduced and oxygen vacancies in the oxide semiconductor film can be reduced.
- the following formation conditions enables the oxygen concentration in the insulating film 133 to be increased.
- the source gases of the insulating films 131 and 133 are similar to that of the insulating film 132 .
- the substrate is held at a temperature higher than or equal to 180° C. and lower than or equal to 260° C., preferably higher than or equal to 180° C. and lower than or equal to 230° C.
- a source gas is introduced into the treatment chamber, the pressure in the treatment chamber is greater than or equal to 100 Pa and less than or equal to 250 Pa, preferably greater than or equal to 100 Pa and less than or equal to 200 Pa, and high-frequency power that is higher than or equal to 0.17 W/cm 2 and lower than or equal to 0.5 W/cm 2 , preferably higher than or equal to 0.25 W/cm 2 and lower than or equal to 0.35 W/cm 2 is supplied to an electrode provided in the treatment chamber.
- the high-frequency power having the density in the above range is supplied, whereby the decomposition efficiency of the source gas in plasma is increased, oxygen radicals are increased, and oxidation of the source gas proceeds; therefore, the oxygen content in the insulating film 133 is higher than that in the stoichiometric composition.
- the bond between silicon and oxygen is weak, and accordingly, part of oxygen is released by heating.
- the insulating film 132 is provided over the semiconductor layer 120 .
- the insulating film 132 serves as a protective film of the semiconductor layer 120 .
- damage to the semiconductor layer 120 is not significant.
- the insulating film 133 is preferably formed thicker than the insulating film 132 . Since the insulating film 132 is provided, favorable coverage can be achieved even when the insulating film 133 is formed thick.
- the insulating film 134 can be formed under the following formation conditions.
- the substrate is held at a temperature higher than or equal to 80° C. and lower than or equal to 400° C., preferably higher than or equal to 200° C. and lower than or equal to 370° C.
- a source gas is introduced into the treatment chamber, the pressure is greater than or equal to 100 Pa and less than or equal to 250 Pa, preferably greater than or equal to 100 Pa and less than or equal to 200 Pa, and high-frequency power is supplied to an electrode provided in the treatment chamber.
- a deposition gas containing silicon, a nitrogen gas, and an ammonia gas are preferably used.
- the deposition gas containing silicon include silane, disilane, trisilane, silane fluoride, and the like.
- the flow rate of nitrogen is preferably 5 times to 50 times that of ammonia, further preferably 10 times to 50 times that of ammonia.
- ammonia as the source gas can facilitate decomposition of nitrogen and the deposition gas containing silicon. This is because ammonia is dissociated by plasma energy or heat energy, and energy generated by the dissociation contributes to decomposition of a bond of the deposition gas molecules containing silicon and a bond of nitrogen molecules.
- a silicon nitride film which has a low hydrogen content and can suppress entry of impurities such as hydrogen and water from the outside can be formed.
- heat treatment be performed at least after formation of the insulating film 133 so that excess oxygen contained in the insulating film 132 or the insulating film 133 enters the semiconductor layer 120 to fill oxygen vacancies in the semiconductor layer 120 .
- the heat treatment can be performed as heat treatment for dehydration or dehydrogenation of the semiconductor layer 120 .
- the transistors in the pixel 31 , the scan line driver circuit 41 , the scan line driver circuit 42 , and the data line driver circuit 43 in the liquid crystal panel can be manufactured.
- the organic resin film 135 is formed so as to cover the transistor.
- the organic resin film 135 is a base film of the common electrode 115 and the pixel electrode 116 and is formed as a planarization film for reducing unevenness due to the transistor, the wirings, and the like.
- an acrylic resin, a polyimide resin, or the like can be used for the organic resin film 135 .
- a resist mask is formed over the organic resin film 135 by using a fourth photomask.
- a contact hole is formed through the insulating films 131 to 134 using inorganic materials and the organic resin film 135 .
- the contact hole formed here is used to connect the wiring or electrode in the second layer over the insulating film 131 to an electrode formed over the organic resin film 135 .
- a contact hole for connecting the common electrode 115 to the wiring 117 over the insulating film 131 is also formed (see FIG. 6 ).
- a photomask for forming a contact hole in the organic resin film 135 and a photomask for forming a contact hole in the insulating films 131 to 134 can be used separately.
- a transparent conductive film is formed over the organic resin film 135 .
- a resist mask is formed over the transparent conductive film by using a fifth photomask.
- the transparent conductive film is etched using this resist mask, so that the common electrode 115 is formed.
- the electrode 162 in the terminal portion 60 in FIG. 2 , the electrode 173 in FIG. 7 , and the like are formed using the transparent conductive film.
- the electrode 171 in the first layer and the electrode 172 in the second layer are connected to each other through the electrode 173 in the third layer.
- the number of photomasks can be reduced by one as compared to that in the case where a connection portion where the electrode 171 and the electrode 172 are directly connected to each other is formed. This is because a photomask for forming a contact hole in the insulating film 131 is needed before the conductive film 302 is formed in order to form a connection portion where the electrode 171 and the electrode 172 are directly connected to each other; on the other hand, the photomask is unnecessary in manufacture of the connection portion in FIG. 7 .
- the insulating film 136 is formed over the entire area of the substrate 180 so as to cover the common electrode 115 .
- the insulating film 136 is formed as a passivation film for preventing entry of an impurity such as water from the outside. Further, the insulating film 136 forms a dielectric of the capacitor formed in the region where the common electrode 115 and the pixel electrode 116 overlap with each other.
- the insulating film 136 is preferably an insulating film of a nitride or a nitride oxide and for example, a silicon nitride film or a silicon nitride oxide film may be formed.
- a resist mask is formed over the insulating film 136 by using a sixth photomask.
- the insulating film 136 is etched using this resist mask, so that at least a contact hole reaching the electrode 112 is formed.
- a transparent conductive film is formed over the insulating film 136 .
- a resist mask is formed over the transparent conductive film by using a seventh photomask.
- the transparent conductive film is etched using the resist mask, so that the pixel electrode 116 is formed.
- the pixel electrode 116 is connected to the electrode 112 .
- a film of an indium oxide containing tungsten oxide, an indium zinc oxide containing tungsten oxide, an indium oxide containing titanium oxide, an indium tin oxide containing titanium oxide, an indium tin oxide, an indium zinc oxide, an indium tin oxide to which silicon oxide is added, or the like can be used.
- the black matrix 210 , the color filter 211 , the overcoat 212 , and the spacer 141 are formed over the substrate 200 .
- the black matrix 210 and the color filter 211 may be formed over the substrate 180 .
- the spacer 141 may be formed, for example, by applying a photosensitive curable resin over the overcoat 212 , exposing the resin to light through an eighth photomask, and performing development treatment. Note that the spacer 141 may be provided on the substrate 180 side.
- the element layer 170 in which the display portion 30 , the scan line driver circuit 41 , the scan line driver circuit 42 , the data line driver circuit 43 , and the terminal portion 60 are formed is transferred to the substrate 100 (hereinafter referred to as a circuit board 100 ) and the circuit board 100 and the substrate 200 over which the color filter 211 and the like are formed (hereinafter referred to as a color filter substrate 200 ) are bonded to each other with a liquid crystal material sealed therebetween, whereby the liquid crystal panel 10 is manufactured.
- an organic resin film has a higher hygroscopic property than an inorganic insulating film, the water concentration in the organic resin film 135 easily increases between formation of the organic resin film 135 and the cell process. Performing the cell process in a situation where the circuit board 100 or the color filter substrate 200 contains much moisture causes decrease in the reliability of the liquid crystal panel.
- drying treatment for removing moisture from the substrate 180 over which the element layer 170 is formed or the color filter substrate 200 is performed, and the liquid crystal panel is manufactured in an atmosphere where moisture is not reattached.
- the cell process is performed in an airtight treatment chamber. Further, heat treatment for removing moisture from the circuit board 100 and the color filter substrate 200 is performed at 100° C. or higher. The details of the cell process are described below.
- An alignment film 137 and the alignment film 213 are formed over the substrate 180 and the color filter substrate 200 , respectively.
- a polyimide resin is applied over a surface of the substrate 180 by a printing method or the like to form the alignment film 137 and baked, so that the alignment film 137 is formed.
- Alignment treatment is performed on the alignment film 137 through rubbing or irradiation with light.
- the alignment film 213 is similarly formed over the color filter substrate 200 .
- the dew point of each treatment chamber is set to lower than or equal to ⁇ 60° C., preferably lower than or equal to ⁇ 75° C. For example, the dew point is set to about ⁇ 80° C. to ⁇ 60° C.
- the substrate 180 and the color filter substrate 200 are always placed in an atmosphere with a dew point of ⁇ 60° C., which contains little moisture, until the cell process ends.
- the atmosphere is set to an inert atmosphere such as a nitrogen atmosphere or an argon atmosphere.
- the substrate 180 and the color filter substrate 200 are subjected to drying treatment.
- heat treatment is performed under reduced pressure.
- the heating temperature is set to higher than or equal to 100° C., preferably higher than or equal to 150° C.
- the reduced pressure is set to preferably lower than or equal to 1 Pa, more preferably lower than or equal to 10 ⁇ 4 Pa.
- the pressure of the treatment chamber is set to 1 ⁇ 10 ⁇ 5 Pa.
- the upper limit of the heating temperature as appropriate considering the heat resistance of a material used for the substrate 180 and the pressure under the reduced pressure.
- the upper limit of the heating temperature be set to about 180° C. to 250° C.
- the upper limit of the heating temperature be set to about 250° C. to 300° C.
- FIGS. 21A to 21C and FIG. 22 a step of transferring the element layer 170 over the substrate 180 to the substrate 100 having flexibility is described using FIGS. 21A to 21C and FIG. 22 .
- the case where the element layer 170 is transferred by providing the separation layer 174 including the metal oxide film between the substrate 180 having heat resistance and the element layer 170 , weakening the metal oxide film by crystallization, and separating the element layer 170 is described.
- the element layer 170 can be transferred by a variety of methods other than the above method, such as a method in which an amorphous silicon film containing hydrogen is provided between the substrate 180 and the element layer 170 and removed by irradiation with laser light or etching to separate the element layer 170 or a method in which the element layer 170 is separated from the substrate 180 by mechanically removing the substrate 180 .
- a supporting substrate 181 is bonded to a surface of the element layer 170 , which does not face the substrate 180 , with an adhesive 185 .
- a glass substrate, a quartz substrate, a sapphire substrate, a ceramic substrate, a metal substrate, or the like can be used.
- the adhesive 185 a material which can be separated from the element layer 170 in a later step is used.
- an adhesive which can be separated by irradiation with ultraviolet light or the like may be used as the adhesive 185 .
- the element layer 170 and the supporting substrate 181 are separated from the substrate 180 .
- the element layer 170 and the supporting substrate 181 are separated from the substrate 180 using physical force.
- the separation layer 174 may partially remain on the element layer 170 without being removed entirely. The separation can be performed by being pulled by a human hand or a gripping tool, or separating while rolling a roller.
- the substrate 100 is bonded to a surface of the element layer 170 , which is exposed by the separation, with an adhesive 183 .
- the substrate 100 has flexibility as described above and can be a substrate of a resin such as plastic.
- the adhesive 183 a material with which the substrate 100 and the element layer 170 can be bonded to each other is used.
- the adhesive 183 for example, any of a variety of curable adhesives, e.g., a reactive curable adhesive, a thermosetting adhesive, a photo curable adhesive such as a UV curable adhesive, and an anaerobic adhesive can be used.
- a sealant is applied over the color filter substrate 200 in order to seal the liquid crystal material.
- an ultraviolet curable sealant for a one drop filling (ODF) method is applied.
- the liquid crystal material is dropped in a region surrounded by the sealant on the color filter substrate 200 . This step is performed in a nitrogen atmosphere.
- the circuit board 100 and the color filter substrate 200 are transferred to a treatment chamber for bonding.
- the atmosphere of the treatment chamber is set to reduced pressure of higher than or equal to 0.1 Pa and lower than or equal to 20 kPa, preferably higher than or equal to 1 Pa and lower than or equal to 100 Pa, and the circuit board 100 and the color filter substrate 200 are bonded to each other.
- the circuit board 100 and the color filter substrate 200 which are bonded to each other are transferred to another treatment chamber and the sealant is cured by irradiation with ultraviolet light, so that the sealing member 215 is finished. This step is performed in a nitrogen atmosphere.
- a liquid crystal panel in which the liquid crystal layer 140 is sealed between the circuit board 100 and the color filter substrate 200 can be manufactured.
- drying treatment heat treatment
- a liquid crystal display device with high reliability, high definition, and low power consumption can be provided.
- an FFS-mode liquid crystal display device having a pixel aperture ratio of higher than or equal to 50% (preferably higher than or equal to 60%) and a resolution of higher than or equal to 300 dpi can be provided.
- FIG. 29 shows an example of specifications of a liquid crystal panel using an oxide semiconductor transistor.
- This embodiment can be implemented in combination with any of the other embodiments as appropriate.
- the oxide semiconductor film forming the semiconductor layer 120 is classified roughly into a single-crystal oxide semiconductor film and a non-single-crystal oxide semiconductor film.
- the non-single-crystal oxide semiconductor film includes any of an amorphous oxide semiconductor film, a microcrystalline oxide semiconductor film, a polycrystalline oxide semiconductor film, a c-axis aligned crystalline oxide semiconductor (CAAC-OS) film, and the like.
- the amorphous oxide semiconductor film has disordered atomic arrangement and no crystalline component.
- a typical example thereof is an oxide semiconductor film in which no crystal part exists even in a microscopic region, and the whole of the film is amorphous.
- the microcrystalline oxide semiconductor film includes a microcrystal (also referred to as nanocrystal) with a size greater than or equal to 1 nm and less than 10 nm, for example.
- the microcrystalline oxide semiconductor film has a higher degree of atomic order than the amorphous oxide semiconductor film.
- the density of defect states of the microcrystalline oxide semiconductor film is lower than that of the amorphous oxide semiconductor film.
- the CAAC-OS film is one of oxide semiconductor films including a plurality of crystal parts, and most of the crystal parts each fit inside a cube whose one side is less than 100 nm. Thus, there is a case where a crystal part included in the CAAC-OS film fits inside a cube whose one side is less than 10 nm, less than 5 nm, or less than 3 nm. The density of defect states of the CAAC-OS film is lower than that of the microcrystalline oxide semiconductor film.
- the CAAC-OS film is described in detail below.
- TEM transmission electron microscope
- metal atoms are arranged in a layered manner in the crystal parts.
- Each metal atom layer has a morphology reflected by a surface over which the CAAC-OS film is formed (hereinafter, a surface over which the CAAC-OS film is formed is referred to as a formation surface) or a top surface of the CAAC-OS film, and is arranged in parallel to the formation surface or the top surface of the CAAC-OS film.
- a term “parallel” indicates that the angle formed between two straight lines is greater than or equal to ⁇ 10° and less than or equal to 10°, and accordingly also includes the case where the angle is greater than or equal to ⁇ 5° and less than or equal to 5°.
- a term “perpendicular” indicates that the angle formed between two straight lines is greater than or equal to 80° and less than or equal to 100°, and accordingly includes the case where the angle is greater than or equal to 85° and less than or equal to 95°.
- metal atoms are arranged in a triangular or hexagonal configuration in the crystal parts.
- plane TEM image there is no regularity of arrangement of metal atoms between different crystal parts.
- a CAAC-OS film is subjected to structural analysis with an X-ray diffraction (XRD) apparatus.
- XRD X-ray diffraction
- each metal atom layer arranged in a layered manner observed in the cross-sectional TEM image corresponds to a plane parallel to the a-b plane of the crystal.
- the crystal part is formed concurrently with deposition of the CAAC-OS film or is formed through crystallization treatment such as heat treatment.
- the c-axis of the crystal is aligned in a direction parallel to a normal vector of a formation surface or a normal vector of a top surface.
- the c-axis might not be necessarily parallel to a normal vector of a formation surface or a normal vector of a top surface of the CAAC-OS film.
- the degree of crystallinity in the CAAC-OS film is not necessarily uniform.
- the degree of the crystallinity in the vicinity of the top surface is higher than that in the vicinity of the formation surface in some cases.
- the crystallinity in a region to which the impurity is added is changed, and the degree of crystallinity in the CAAC-OS film varies depending on regions.
- a peak of 2 ⁇ may also be observed at around 36°, in addition to the peak of 2 ⁇ at around 31°.
- the peak of 2 ⁇ at around 36° indicates that a crystal having no c-axis alignment is included in part of the CAAC-OS film. It is preferable that in the CAAC-OS film, a peak of 2 ⁇ appear at around 31° and a peak of 2 ⁇ do not appear at around 36°.
- the transistor In a transistor using the CAAC-OS film, a change in electric characteristics due to irradiation with visible light or ultraviolet light is small. Thus, the transistor has high reliability.
- an oxide semiconductor film may be a stacked film including two or more films of an amorphous oxide semiconductor film, a microcrystalline oxide semiconductor film, and a CAAC-OS film, for example.
- the following conditions are preferably used.
- the substrate temperature during the deposition is preferably higher than or equal to 100° C. and lower than or equal to 740° C., more preferably higher than or equal to 200° C. and lower than or equal to 500° C.
- the crystal state can be prevented from being broken by the impurities.
- the concentration of impurities e.g., hydrogen, water, carbon dioxide, or nitrogen
- the concentration of impurities in a deposition gas may be reduced.
- a deposition gas whose dew point is ⁇ 80° C. or lower, preferably ⁇ 100° C. or lower is used.
- the proportion of oxygen in the deposition gas be increased and the power be optimized in order to reduce plasma damage at the deposition.
- the proportion of oxygen in the deposition gas is 30 vol % or higher, preferably 100 vol %.
- heat treatment may be performed.
- the temperature of the heat treatment is higher than or equal to 100° C. and lower than or equal to 740° C., preferably higher than or equal to 200° C. and lower than or equal to 500° C.
- the heat treatment is performed for 1 minute to 24 hours, preferably 6 minutes to 4 hours.
- the heat treatment may be performed in an inert atmosphere or an oxidation atmosphere. It is preferable to perform heat treatment in an inert atmosphere and then to perform heat treatment in an oxidation atmosphere.
- the heat treatment in an inert atmosphere can reduce the concentration of impurities in the CAAC-OS film for a short time.
- the heat treatment in an inert atmosphere may generate oxygen vacancies in the CAAC-OS film.
- the heat treatment in an oxidation atmosphere can reduce the oxygen vacancies.
- the heat treatment can further increase the crystallinity of the CAAC-OS film.
- the heat treatment may be performed under a reduced pressure, such as 1000 Pa or lower, 100 Pa or lower, 10 Pa or lower, or 1 Pa or lower. The heat treatment under the reduced pressure can reduce the concentration of impurities in the CAAC-OS film for a shorter time.
- the oxide semiconductor film 311 contains one or more kinds of elements contained in the oxide semiconductor film 312 .
- the energy at the bottom of the conduction band of the oxide semiconductor film 311 is located closer to the vacuum level than that of the oxide semiconductor film 312 by 0.05 eV or more, 0.07 eV or more, 0.1 eV or more, or 0.15 eV or more and 2 eV or less, 1 eV or less, 0.5 eV or less, or 0.4 eV or less.
- the oxide semiconductor film 312 preferably contains at least indium in order that the carrier mobility is high.
- the oxide semiconductor film 311 is formed between the oxide semiconductor film 312 and the gate insulating film (the insulating film 131 ), whereby a channel of the transistor can be formed in the oxide semiconductor film 312 which is not in contact with the insulating film 131 . Further, since the oxide semiconductor film 311 contains one or more kinds of elements contained in the oxide semiconductor film 312 , interface scattering is unlikely to occur at the interface between the oxide semiconductor film 312 and the oxide semiconductor film 311 . Thus, the transistor can have high field-effect mobility because the movement of carriers is not hindered at the interface.
- the oxide semiconductor film 311 may be, for example, an oxide film containing aluminum, silicon, titanium, gallium, germanium, yttrium, zirconium, tin, lanthanum, cerium, or hafnium at a higher atomic ratio than the oxide semiconductor film 312 .
- an oxide film containing the above element in an atomic ratio 1.5 times or more, preferably twice or more, more preferably three times or more that in the oxide semiconductor film 312 is used as the oxide semiconductor film 311 .
- the above element is strongly bonded to oxygen and thus has a function of suppressing generation of an oxygen vacancy in the oxide film. That is, an oxygen vacancy is more unlikely to be generated in the oxide semiconductor film 311 than in the oxide semiconductor film 312 .
- the oxide semiconductor film 311 and the oxide semiconductor film 312 are an In-M-Zn oxide and the oxide semiconductor film 311 and the oxide semiconductor film 312 contain In, M, and Zn in an atomic ratio of x 1 :y 1 :z 1 and an atomic ratio of x 2 :y 2 :z 2 respectively, y 1 /x 1 needs to be larger than y 2 /x 2 .
- the element M is a metal element whose bonding strength to oxygen is larger than that of In, and Al, Ti, Ga, Y, Zr, Sn, La, Ce, Nd, and Hf can be given as examples.
- the oxide semiconductor film 311 and the oxide semiconductor film 312 in which y 1 /x 1 is 1.5 times or more as large as y 2 /x 2 are selected. More preferably, the oxide semiconductor film 311 and the oxide semiconductor film 312 in which y 1 /x 1 is twice or more as large as y 2 /x 2 are selected. Still more preferably, the oxide semiconductor film 311 and the oxide semiconductor film 312 in which y 1 /x 1 is three times or more as large as y 2 /x 2 are selected.
- the thickness of the oxide semiconductor film 311 is greater than or equal to 3 nm and less than or equal to 100 nm, preferably greater than or equal to 3 nm and less than or equal to 50 nm.
- the thickness of the oxide semiconductor film 312 is greater than or equal to 3 nm and less than or equal to 200 nm, preferably greater than or equal to 3 nm and less than or equal to 100 nm, more preferably greater than or equal to 3 nm and less than or equal to 50 nm.
- the oxide semiconductor film 313 is an oxide film which contains one or more kinds of elements contained in the oxide semiconductor film 312 .
- the energy at the bottom of the conduction band of the oxide semiconductor film 313 is located closer to the vacuum level than that of the oxide semiconductor film 312 by 0.05 eV or more, 0.07 eV or more, 0.1 eV or more, or 0.15 eV or more and 2 eV or less, 1 eV or less, 0.5 eV or less, or 0.4 eV or less. Since the oxide semiconductor film 313 contains one or more kinds of elements contained in the oxide semiconductor film 312 , an interface state is unlikely to be formed at the interface between the oxide semiconductor film 312 and the oxide semiconductor film 313 .
- the interface has an interface state
- a second transistor in which the interface serves as a channel and which has a different threshold voltage is formed; accordingly, the apparent threshold voltage of the transistor is changed.
- fluctuation in electric characteristics of the transistors, such as a threshold voltage can be reduced.
- the oxide semiconductor film 313 may be, for example, an oxide film containing aluminum, silicon, titanium, gallium, germanium, yttrium, zirconium, tin, lanthanum, cerium, or hafnium at a higher atomic ratio than the oxide semiconductor film 312 .
- an oxide film containing the above element in an atomic ratio 1.5 times or more, preferably twice or more, more preferably three times or more that in the oxide semiconductor film 312 is used as the oxide semiconductor film 313 .
- the above element is strongly bonded to oxygen and thus has a function of suppressing generation of an oxygen vacancy in the oxide film. That is, an oxygen vacancy is more unlikely to be generated in the oxide semiconductor film 313 than in the oxide semiconductor film 312 .
- each of the oxide semiconductor film 312 and the oxide semiconductor film 313 is an In-M-Zn oxide and the oxide semiconductor film 312 and the oxide semiconductor film 313 contain In, M, and Zn in an atomic ratio of x 2 :y 2 :z 2 and an atomic ratio of x 3 :y 3 :z 3 respectively, y 3 /x 3 needs to be larger than y 2 /x 2 .
- the element M is a metal element whose bonding strength to oxygen is larger than that of In, and Al, Ti, Ga, Y, Zr, Sn, La, Ce, Nd, and Hf can be given as examples.
- the oxide semiconductor film 312 and the oxide semiconductor film 313 in which y 3 /x 3 is 1.5 times or more as large as y 2 /x 2 are selected. More preferably, the oxide semiconductor film 312 and the oxide semiconductor film 313 in which y 3 /x 3 is twice or more as large as y 2 /x 2 are selected. Still more preferably, the oxide semiconductor film 312 and the oxide semiconductor film 313 in which y 3 /x 3 is three times or more as large as y 2 /x 2 are selected.
- y 2 is preferably larger than or equal to x 2 because the transistor can have stable electric characteristics. However, when y 2 is three times or more as large as x 2 , the field-effect mobility of the transistor is reduced; accordingly, y 2 is preferably greater than or equal to x 2 and smaller than three times x 2 .
- the thickness of the oxide semiconductor film 313 is greater than or equal to 3 nm and less than or equal to 100 nm, preferably greater than or equal to 3 nm and less than or equal to 50 nm.
- the oxide semiconductor films 311 to 313 each are crystalline or a structure in which no clear crystal part can be seen in a TEM image. It is preferable that the oxide semiconductor film 311 be a structure in which no clear crystal part can be seen in a TEM image, the oxide semiconductor film 312 be crystalline, and the oxide semiconductor film 313 be crystalline or a structure in which no clear crystal part can be seen in a TEM image.
- the oxide semiconductor film 312 in which a channel is formed is crystalline, the transistor can have stable electric characteristics.
- a channel formation region refers to a region of a semiconductor layer of a transistor, which overlaps with a gate electrode and which is between a source electrode and a drain electrode. Further, a channel refers to a region through which current mainly flows in the channel formation region.
- an In—Ga—Zn oxide film formed by a sputtering method is used as each of the oxide semiconductor films 311 to 313 .
- the deposition conditions can be as follows: an argon gas (flow rate: 30 sccm) and an oxygen gas (flow rate: 15 sccm) are used as the deposition gas; the pressure is 0.4 Pa; the substrate temperature is 200° C.; and the DC power is 0.5 kW.
- the CAAC-OS film is used as the oxide semiconductor film 312 .
- the deposition conditions can be as follows: an argon gas (flow rate: 30 sccm) and an oxygen gas (flow rate: 15 sccm) are used as the deposition gas; the pressure is 0.4 Pa; the substrate temperature is 300° C.; and the DC power is 0.5 kW.
- This embodiment can be implemented in combination with any of the other embodiments as appropriate.
- the liquid crystal panel 10 in FIG. 1 provided with a touch sensor (contact detector) can function as a touch panel.
- a touch panel is described with reference to FIG. 10 , FIG. 11 , and FIGS. 12A and 12B .
- FIG. 10 is a cross-sectional view illustrating a structure example of a touch panel 400 using the liquid crystal panel 10 .
- the touch panel 400 includes a capacitive sensor as a touch sensor.
- a polarizing plate 411 is attached to the outer side of the substrate 100
- a polarizing plate 412 is attached to the inner side of the substrate 200 . Note that the polarizing plate 412 may be provided on the outer side of the substrate 200 .
- a common electrode 421 over the substrate 100 serves as a common electrode of a pixel and an electrode of a capacitor in the touch sensor.
- An electrode 422 is provided on the outer side of the substrate 200 .
- the electrode 422 may be provided between the substrate 200 and the polarizing plate 412 .
- the electrode 422 serves as an electrode of a capacitor in the touch sensor.
- the liquid crystal panel 10 has a pixel structure of an FFS-mode, a conductive film is not formed on the substrate 200 side; thus, the electrode 422 functions as an antistatic conductor for the substrate 200 .
- FIG. 11 is a plan view illustrating a structure example of the common electrode 421 and the electrode 422 of the touch panel 400
- FIG. 12A is a cross-sectional view taken along line C 1 -C 2 in FIG. 11
- FIG. 12B is a plan view of a region 240 in FIG. 11 .
- the common electrode 421 and the electrode 422 each have a stripe shape and are provided so as to be perpendicular to each other on a plane.
- a plurality of pixels 31 are provided in the region 240 where the common electrode 421 and the electrode 422 intersect with each other.
- the pixel electrode 116 is provided between the common electrode 421 and the electrode 422
- the common electrode 421 may be provided between the pixel electrode 116 and the electrode 422 .
- Each common electrode 421 is connected to an FPC 461 through a lead wiring 431
- each electrode 422 is connected to an FPC 462 attached to the substrate 200 through a lead wiring 432 .
- Capacitance of the touch sensor is formed in the region where the common electrode 421 and the electrode 422 intersect with each other.
- the common electrode 421 is an electrode for supplying a potential to the capacitor.
- the electrode 422 is an electrode for obtaining current flowing through the capacitor.
- Operations of the touch panel 400 can be broadly classified into two operations: a display operation of inputting an image signal to the pixel 31 and a sensing operation of detecting contact.
- the potential of the common electrode 421 is fixed at a low level.
- pulse signals are sequentially applied to the common electrodes 421 and thus, the potentials of the common electrodes are set at a high level.
- capacitance due to the finger is applied to the capacitor of the touch sensor; thus, current flowing through the capacitor is changed, so that the potential of the electrode 422 is changed.
- the electrodes 422 are sequentially scanned and a change in the potential of the electrode 422 is detected, so that a position which is touched by the finger is detected.
- the common electrode of the pixel originally provided in the FFS-mode liquid crystal panel 10 can be used as one of electrodes forming capacitance of the touch panel 400 ; thus, a touch panel that is thin and lightweight and has high display quality can be provided.
- the so-called in-cell touch panel 400 in which the common electrode 421 of the liquid crystal panel 10 functions as an electrode of a touch sensor is described as an example, an on-cell touch panel in which an electrode of a touch sensor and the common electrode 421 are separately provided is also included in one embodiment of the present invention.
- FIG. 24 and FIG. 25 illustrate an example of a touch sensor which is included in an on-cell touch panel.
- FIG. 24 corresponds to a perspective view of a plurality of electrodes 451 and a plurality of electrodes 452
- FIG. 25 corresponds to a plan view of the plurality of electrodes 451 and the plurality of electrodes 452 .
- the touch sensor illustrated in FIG. 24 and FIG. 25 includes the plurality of electrodes 451 arranged in an X-axis direction and the plurality of electrodes 452 arranged in a Y-axis direction which intersects with the X-axis direction.
- the plurality of electrodes 451 and the plurality of electrodes 452 each have a shape in which a plurality of rectangular conductive films are connected to each other.
- the plurality of electrodes 451 and the plurality of electrodes 452 are provided so that the positions of the rectangular conductive films of the electrodes 451 are different from those of the rectangular conductive films of the electrodes 452 .
- an insulating film is provided between the electrode 451 and the electrode 452 so that the electrode 451 and the electrode 452 are not in contact with each other.
- FIG. 26 illustrates an example of a cross-sectional view of a portion where the electrode 451 and the electrode 452 intersect with each other of the touch sensor 450 .
- the electrode 451 includes conductive films 451 a to 451 d .
- the conductive film 451 a , the conductive film 451 c , the conductive film 451 d , and the electrode 452 are formed on the same insulating surface, and an insulating film 453 is provided over the conductive film 451 a , the conductive film 451 c , the conductive film 451 d , and the electrode 452 .
- the conductive film 451 b is provided over the insulating film 453 so as to straddle the electrode 452 and is connected to the conductive film 451 a and the conductive film 451 c in an opening portion provided in the insulating film 453 .
- the electrode 451 including the conductive films 451 a to 451 d can intersect with the electrode 452 without being in contact with the electrode 452 .
- the electrode 451 and the electrode 452 can be formed using conductive materials having a property of transmitting visible light, such as indium tin oxide including silicon oxide (ITSO), indium tin oxide (ITO), zinc oxide (ZnO), indium zinc oxide (IZO), and zinc oxide to which gallium is added (GZO), for example.
- conductive materials having a property of transmitting visible light such as indium tin oxide including silicon oxide (ITSO), indium tin oxide (ITO), zinc oxide (ZnO), indium zinc oxide (IZO), and zinc oxide to which gallium is added (GZO), for example.
- the conductive film 451 d is a lead wiring
- the conductive film 451 d is not necessarily formed using a conductive material having a property of transmitting visible light.
- FIG. 27 is a circuit diagram of a portion where the electrode 451 and the electrode 452 intersect with each other. As illustrated in FIG. 27 , a capacitor 454 is formed in the portion where the electrode 451 and the electrode 452 intersect with each other.
- FIG. 28 illustrates a mask pattern of an actually designed touch sensor.
- a touch panel By adding the touch sensor 450 having the above-described structure to a liquid crystal panel, a touch panel can be formed.
- a driving method for reducing power consumption of a liquid crystal display device is described.
- power consumption of a liquid crystal display device including an oxide semiconductor transistor in a pixel can be further reduced.
- Reduction in power consumption of the liquid crystal display device is described with reference to FIG. 13 , FIG. 14 , and FIG. 15 .
- FIG. 13 is a block diagram illustrating a structure example of a liquid crystal display device in this embodiment.
- a liquid crystal display device 500 includes a liquid crystal panel 501 and a control circuit 510 .
- the liquid crystal panel 501 corresponds to the liquid crystal panel 10 in FIG. 1 .
- An image signal (Video), which is digital data, and a synchronization signal (SYNC) for controlling rewriting of a screen of the liquid crystal panel 501 are input to the liquid crystal display device 500 .
- Examples of a synchronization signal include a horizontal synchronization signal (Hsync), a vertical synchronization signal (Vsync), and a reference clock signal (CLK).
- the liquid crystal panel 501 includes a display portion 530 , a scan line driver circuit 540 , and a data line driver circuit 550 .
- the display portion 530 includes a plurality of pixels 531 .
- the pixels 531 in the same row are connected to the scan line driver circuit 540 through a common scan line 541
- the pixels 531 in the same column are connected to the data line driver circuit 550 through a common data line 551 .
- VDD high power supply voltage
- VSS low power supply voltage
- Vcom common voltage
- the data line driver circuit 550 processes an input image signal to generate a data signal, and outputs the data signal to the data line 551 .
- the scan line driver circuit 540 outputs, to the scan line 541 , a scan signal for selecting the pixel 531 into which a data signal is to be written.
- the pixel 531 includes a switching element whose electrical connection to the data line 551 is controlled by a scan signal. When the switching element is turned on, a data signal is written into the pixel 531 through the data line 551 .
- the control circuit 510 controls the whole liquid crystal display device 500 and includes a circuit which generates control signals for circuits included in the liquid crystal display device 500 .
- the control circuit 510 includes a control signal generation circuit which generates control signals for the scan line driver circuit 540 and the data line driver circuit 550 on the basis of the synchronization signal (SYNC).
- Examples of a control signal for the scan line driver circuit 540 include a start pulse (GSP) and a clock signal (GCLK).
- Examples of a control signal for the data line driver circuit 550 include a start pulse (SSP) and a clock signal (SCLK).
- the control circuit 510 generates a plurality of clock signals with the same cycle and shifted phases as the clock signals (GCLK and SCLK).
- control circuit 510 controls output of an image signal (Video), which is input from the outside of the liquid crystal display device 500 , to the data line driver circuit 550 .
- Image signal Video
- the data line driver circuit 550 includes a digital/analog conversion circuit 552 (hereinafter referred to as D-A conversion circuit 552 ).
- the D-A conversion circuit 552 converts an image signal to an analog signal, thereby generating a data signal.
- an image signal input to the liquid crystal display device 500 is an analog signal
- the image signal is converted to a digital signal in the control circuit 510 and output to the liquid crystal panel 501 .
- An image signal is image data for each frame.
- the control circuit 510 has a function of performing image processing on the image signal and controlling output of the image signal to the data line driver circuit 550 on the basis of data obtained by the processing.
- the control circuit 510 includes a motion detection portion 511 which performs image processing on the image signal to detect motion in the image data for each frame.
- the control circuit 510 stops output of an image signal to the data line driver circuit 550 when the motion detection portion 511 determines that there is no motion, and restarts the output of an image signal when the motion detection portion 511 determines that there is motion.
- An example of a method for detecting motion is to obtain difference data from image data for two consecutive frames. It can be determined whether there is motion or not from the obtained difference data.
- Another example of the method is to detect a motion vector.
- the liquid crystal display device 500 may be provided with an image signal correction circuit which corrects an input image signal. For example, an image signal is corrected such that a voltage higher than a voltage corresponding to the gray level of the image signal is written into the pixel 531 . Such correction can shorten the response time of the liquid crystal element 536 .
- a method in which the control circuit 510 is driven with an image signal corrected in this manner is referred to as overdriving.
- image data for interpolation between two frames or image data for performing black display between two frames may be generated in the control circuit 510 .
- FIG. 15 shows the signal waveforms of a vertical synchronization signal (Vsync) and a data signal (Vdata) output to the data line 551 from the data line driver circuit 550 .
- Vsync vertical synchronization signal
- Vdata data signal
- FIG. 15 is a timing chart of the liquid crystal display device 500 during 3m frame periods.
- k and j are each an integer greater than or equal to 1 and less than or equal to m ⁇ 2.
- the motion detection portion 511 determines that there is motion in image data for each frame.
- the control circuit 510 outputs data signals (Vdata) to the data line 551 on the basis of the result of determination by the motion detection portion 511 .
- the motion detection portion 511 performs image processing for detecting motion and determines that there is no motion in image data for the (k+1)-th frame. Then, the control circuit 510 stops output of image signals (Video) to the data line driver circuit 550 in the (k+1)-th frame period on the basis of the result of determination by the motion detection portion 511 . Thus, output of data signals (Vdata) from the data line driver circuit 550 to the data line 551 is stopped. Further, the control circuit 510 stops output of control signals (e.g., a start pulse signal and a clock signal) to the scan line driver circuit 540 and the data line driver circuit 550 in order to stop rewriting of the display portion 530 .
- control signals e.g., a start pulse signal and a clock signal
- the control circuit 510 does not output an image signal to the data line driver circuit 550 nor output control signals to the scan line driver circuit 540 and the data line driver circuit 550 , thereby keeping rewriting of the display portion 530 stopped, until the motion detection portion 511 determines that there is motion in image data.
- to stop output of a signal or “not to output a signal” means to apply voltage which is different from a predetermined voltage for operating a circuit to a wiring for supplying the signal, or to bring the wiring into an electrically floating state.
- the polarity of a data signal input to the data line 551 is determined based on Vcom.
- the polarity is positive when the voltage of the data signal is higher than Vcom, and is negative when the voltage of the data signal is lower than Vcom.
- the control circuit 510 outputs control signals to the scan line driver circuit 540 and the data line driver circuit 550 and outputs an image signal (Video) to the data line driver circuit 550 .
- the data line driver circuit 550 outputs a data signal (Vdata) with a polarity opposite to that of a data signal (Vdata) output to the data line 551 in the k-th frame period to the data line 551 .
- a data signal (Vdata) with an inverted polarity is written into the data line 551 in the (m+1)-th frame period and in the (2m+1)-th frame period, which are periods in which no motion is detected in image data.
- Rewriting of the display portion 530 is intermittently performed in periods in which there is no change in image data; thus, it is possible to reduce power consumption due to rewriting and prevent deterioration of the liquid crystal element 536 .
- control circuit 510 controls the scan line driver circuit 540 and the data line driver circuit 550 to perform rewriting of the display portion 530 .
- the polarity of a data signal is inverted every m frame periods regardless of whether there is motion in image data (Video) or not.
- the display portion 530 is rewritten every frame in periods in which an image with motion is displayed and is rewritten every m frames in periods in which an image without motion is displayed. Consequently, power consumed owing to rewriting of the display portion can be reduced. This can prevent an increase in power consumption due to an increase in driving frequency and the number of pixels.
- the method for driving the liquid crystal display device is switched depending on a moving image display mode or a still image display mode; thus, it is possible to provide a liquid crystal display device with low power consumption while preventing deterioration of liquid crystal and maintaining display quality.
- the interval between polarity inversions of data signals (here, m frame periods) is set to two seconds or shorter, preferably one second or shorter.
- the detection of motion in image data is performed in the motion detection portion 511 in the control circuit 510 , the detection of motion is not necessarily performed only in the motion detection portion 511 . Data on whether there is motion or not may be input to the control circuit 510 from the outside of the liquid crystal display device 500 .
- Determination that there is no motion in image data is not always based on image data for two consecutive frames; the number of frames required for the determination may be set as appropriate depending on the usage mode of the liquid crystal display device 500 . For example, rewriting of the display portion 530 may be stopped when there is no motion in image data for m consecutive frames.
- a liquid crystal display device of one embodiment of the present invention can consume less power.
- a portable electronic device that does not always receive power easily, such as a portable information terminal or a portable game machine
- the use of the liquid crystal display device of one embodiment of the present invention is preferable because long continuous operating time can be secured.
- the liquid crystal display device of one embodiment of the present invention can be used for display devices, personal computers, or image reproducing devices provided with recording media (typically, devices that reproduce the content of recording media such as digital versatile discs (DVDs) and have displays for displaying the reproduced images).
- recording media typically, devices that reproduce the content of recording media such as digital versatile discs (DVDs) and have displays for displaying the reproduced images.
- electronic devices that can include the liquid crystal display device of one embodiment of the present invention, cellular phones, game machines (including portable game machines), personal digital assistants, e-book readers, cameras such as video cameras and digital still cameras, goggle-type displays (head mounted displays), navigation systems, audio reproducing devices (e.g., car audio systems and digital audio players), copiers, facsimiles, printers, multifunction printers, automated teller machines (ATMs), vending machines, and the like can be given.
- FIGS. 16A to 16E illustrate specific examples of these electronic devices.
- FIG. 16A illustrates a portable game machine, which includes a housing 5001 , a housing 5002 , a display portion 5003 , a display portion 5004 , a microphone 5005 , speakers 5006 , an operation key 5007 , a stylus 5008 , and the like. It is possible to use the liquid crystal display device of one embodiment of the present invention as the display portion 5003 or 5004 . Note that although the portable game machine in FIG. 16A has the two display portions 5003 and 5004 , the number of display portions included in the portable game machine is not limited thereto.
- FIG. 16B illustrates a display device, which includes a housing 5201 , a display portion 5202 , a support 5203 , and the like. It is possible to use the liquid crystal display device of one embodiment of the present invention as the display portion 5202 . Note that the display device means all display devices for displaying information, such as display devices for personal computers, for receiving TV broadcast, and for displaying advertisements.
- FIG. 16C illustrates a laptop, which includes a housing 5401 , a display portion 5402 , a keyboard 5403 , a pointing device 5404 , and the like. It is possible to use the liquid crystal display device of one embodiment of the present invention as the display portion 5402 .
- FIG. 16D illustrates a personal digital assistant, which includes a first housing 5601 , a second housing 5602 , a first display portion 5603 , a second display portion 5604 , a joint 5605 , an operation key 5606 , and the like.
- the first display portion 5603 is provided in the first housing 5601
- the second display portion 5604 is provided in the second housing 5602 .
- the first housing 5601 and the second housing 5602 are connected to each other with the joint 5605 , and an angle between the first housing 5601 and the second housing 5602 can be changed with the joint 5605 .
- An image on the first display portion 5603 may be switched depending on the angle between the first housing 5601 and the second housing 5602 at the joint 5605 .
- a liquid crystal display device with a position input function may be used as at least one of the first display portion 5603 and the second display portion 5604 .
- the position input function can be added by provision of a touch panel in a liquid crystal display device.
- the position input function can be added by provision of a photoelectric conversion element called a photosensor in a pixel portion of a liquid crystal display device. It is possible to use the liquid crystal display device of one embodiment of the present invention as the first display portion 5603 or the second display portion 5604 .
- FIG. 16E illustrates a video camera, which includes a first housing 5801 , a second housing 5802 , a display portion 5803 , operation keys 5804 , a lens 5805 , a joint 5806 , and the like.
- the operation keys 5804 and the lens 5805 are provided in the first housing 5801
- the display portion 5803 is provided in the second housing 5802 .
- the first housing 5801 and the second housing 5802 are connected to each other with the joint 5806 , and an angle between the first housing 5801 and the second housing 5802 can be changed with the joint 5806 .
- An image on the display portion 5803 may be switched depending on the angle between the first housing 5801 and the second housing 5802 at the joint 5806 . It is possible to use the liquid crystal display device of one embodiment of the present invention as the display portion 5803 .
- FIG. 30 illustrates a cellular phone, and a display portion 6502 , a microphone 6503 , a speaker 6506 , a camera 6507 , an external connection portion 6504 , an operation button 6505 a , and an operation button 6505 b are provided in a housing 6501 . It is possible to use the liquid crystal display device or the touch panel of one embodiment of the present invention as the display portion 6502 . Since the liquid crystal display device or the touch panel of one embodiment of the present invention is provided over a flexible substrate, it can be applied to the display portion 6502 having a curved surface as illustrated in FIG. 30 .
- FIG. 31 illustrates a cellular phone, and a display portion 6002 , a microphone 6007 , a speaker 6004 , a camera 6003 , an external connection portion 6006 , and an operation button 6005 are provided in a housing 6001 . It is possible to use the liquid crystal display device or the touch panel of one embodiment of the present invention as the display portion 6002 . Since the liquid crystal display device or the touch panel of one embodiment of the present invention is provided over a flexible substrate, it can be applied to the display portion 6002 having a curved surface, which is illustrated in FIG. 31 .
- This embodiment can be implemented in combination with any of the other embodiments as appropriate.
- the circuit boards A to D were totally formed in the same process up to and including formation of the alignment film. Further, in each of the circuit boards A to D, a 3- ⁇ m-thick organic resin film including an acrylic resin is formed between a transistor and a pixel electrode.
- the circuit board A was not subjected to heat treatment after formation of the alignment film.
- the circuit board B was subjected to heat treatment at 160° C. for one hour in a vacuum atmosphere of about 10 ⁇ 4 Pa after formation of the alignment film.
- the circuit board C was subjected to heat treatment at 150° C. for six hours in an air atmosphere after formation of the alignment film.
- the circuit board D was subjected to heat treatment at 160° C. for one hour in a vacuum atmosphere of about 10 ⁇ 4 Pa and then was exposed to an air atmosphere for ten minutes.
- the circuit boards E to G were totally formed in the same process up to and including formation of the alignment film.
- the circuit boards E to G each have a structure in which an organic resin film including an acrylic resin is not provided between a transistor and a pixel electrode and a pixel electrode is provided over an inorganic insulating film that covers the transistor.
- the circuit board E was not subjected to heat treatment after formation of the alignment film.
- the circuit board F was subjected to heat treatment at 160° C. for one hour in a vacuum atmosphere of about 10 ⁇ 4 Pa after formation of the alignment film.
- the circuit board G was subjected to heat treatment at 150° C. for six hours in an air atmosphere after formation of the alignment film.
- the temperature of each board was raised from 60° C. to 230° C. at a speed of 20° C. per minute and the number of released gas molecules having a mass-to-charge ratio (m/z) of 18 was measured. Note that it is expected that the gas molecules having a mass-to-charge ratio (m/z) of 18 mainly include water. Further, an atmospheric pressure at the beginning of the measurement in a measurement chamber in which the circuit board was placed was 1.2 ⁇ 10 ⁇ 7 Pa.
- FIG. 17 shows the intensities of gas molecules having a mass-to-charge ratio (m/z) of 18 and being released from each of the circuit boards A to D, which were obtained by TDS.
- the circuit board A which was not subjected to heat treatment has a peak showing release of water at a substrate temperature around 90° C.
- the circuit board B which was subjected to heat treatment in a vacuum atmosphere does not have a peak showing release of water at a substrate temperature around 90° C.
- the circuit board B which was subjected to heat treatment in a vacuum atmosphere is compared with the circuit board C which was subjected to heat treatment in an air atmosphere, the circuit board B has higher intensity showing release of water than the circuit board C at substrate temperatures of 160° C. or less.
- the amount of water included in each film included in the circuit board B which was subjected to heat treatment in a vacuum atmosphere is smaller than that in the circuit board C which was subjected to heat treatment in an air atmosphere.
- the circuit board D which was exposed to an air atmosphere after heat treatment in a vacuum atmosphere has a peak showing release of water at a substrate temperature around 80° C.
- the circuit board B which was subjected to heat treatment in a vacuum atmosphere is compared with the circuit board D which was exposed to an air atmosphere after the heat treatment in a vacuum atmosphere, it is expected that the amount of water included in each film included in the circuit board D is larger than that in the circuit board B.
- FIG. 18 shows the intensities of gas molecules having a mass-to-charge ratio (m/z) of 18 and being released from each of the circuit boards E to G, which were obtained by TDS.
- the difference in the amount of released water is smaller than that in the case of the circuit boards A and E and that in the case of the circuit boards C and G. Accordingly, it is considered that water included in the organic resin film is effectively released by heat treatment in a vacuum atmosphere compared with the case where heat treatment is not performed or the case where heat treatment is performed in an air atmosphere.
- the liquid crystal panel of one embodiment of the present invention in which a liquid crystal layer is sealed between substrates without being exposed to the air (e.g., in a nitrogen atmosphere) after heat treatment at 160° C. in a vacuum atmosphere, contains little water in the organic resin film.
- Liquid crystal panels H and I whose changes in operating margin width over time were measured, are liquid crystal panels which were totally manufactured in the same process up to and including the step of forming an alignment film in a manner similar to the circuit boards A to D which were used for the TDS.
- a scan line driver circuit is formed over the same substrate as a pixel, and a 3 ⁇ m-thick organic resin film containing an acrylic resin is formed over a transistor included in the scan line driver circuit.
- the liquid crystal panel H was manufactured in the following manner. After formation of the alignment film on each of substrates, heat treatment was performed at 160° C. for one hour in a vacuum atmosphere of about 10 ⁇ 4 Pa. After that, a sealant was drawn on one of the substrates in a nitrogen atmosphere, a liquid crystal material was dropped in a region surrounded by the sealant, and the substrates were bonded to each other in a vacuum atmosphere. Thus, the liquid crystal panel H in which a liquid crystal layer was sealed between the substrates was manufactured.
- the liquid crystal panel I was manufactured in the following manner. After formation of the alignment film on each of substrates, heat treatment was performed at 150° C. for six hours in an air atmosphere. After that, a sealant was drawn on one of the substrates in an air atmosphere, a liquid crystal material was dropped in a region surrounded by the sealant, and the substrates were bonded to each other in a vacuum atmosphere. Thus, the liquid crystal panel I in which a liquid crystal layer was sealed between the substrates was manufactured.
- V operating margin width of the scan line driver circuit included in each of the liquid crystal panels H and I was examined in such a manner that a start pulse signal and a clock signal were input to sequential circuits of 959 stages included in a shift register of the scan line driver circuit, and a waveform of a signal thereby output from the sequential circuit of the last stage was observed using an oscilloscope.
- the start pulse signal a signal having a pulse with a 68.3 ⁇ sec width which successively appears, with a frequency of 60 Hz, was used. Further, in each of the clock signal and the start pulse signal, a low voltage GVSS was ⁇ 14V.
- the value of a high voltage GVDD where the waveform of a signal output from the sequential circuit of the last stage was disordered when the high voltage GVDD of each of the clock signal and the start pulse signal was gradually decreased from +14 V is defined as a voltage at which malfunction occurs (a malfunction voltage). Further, the difference between +14 V that is the highest voltage GVDD and the malfunction voltage is defined as an operating margin width.
- FIG. 19 illustrates a change in an operating margin width (V) with respect to an operation time (hour) in the scan line driver circuit included in the liquid crystal panel H.
- FIG. 20 illustrates a change in an operating margin width (V) with respect to an operation time (hour) in the scan line driver circuit included in the liquid crystal panel I.
- the operating margin widths of the liquid crystal panels H and I were the same, about 22 V, at the start of the operation; however, after 220 hours, the operating margin width of the liquid crystal panel H was about 17 V, and the operating margin width of the liquid crystal panel I was about 7 V.
- the operating margin width of the liquid crystal panel I was decreased in a shorter time than that of the liquid crystal panel H. Therefore, it is recognized that the amount of shift in the threshold voltage of the transistor included in the scan line driver circuit of the liquid crystal panel H is smaller than that of the liquid crystal panel I.
Abstract
To provide a highly reliable liquid crystal display device including flexible substrates and a crystalline oxide semiconductor film for a backplane. The device includes a flexible first substrate, a flexible second substrate facing the first substrate, and a liquid crystal layer sealed between the substrates with a sealing member. The first substrate is provided with a layer including a transistor, an organic resin film over the transistor, a pixel electrode and a common electrode over the organic resin film, which partly overlap with each other with an insulating film provided therebetween, and an alignment film thereover. The transistor includes a crystalline oxide semiconductor film as a semiconductor layer where a channel is formed. Drying treatment is performed on the layer before the liquid crystal layer is sealed between the substrates, and steps from the drying treatment to sealing of the liquid crystal layer are performed without exposure to the air.
Description
- 1. Field of the Invention
- The present invention relates to a liquid crystal display device including a transistor using an oxide semiconductor film and a touch panel including the liquid crystal display device.
- 2. Description of the Related Art
- Transistors which are used for many liquid crystal display devices and organic EL display devices have been formed using a silicon semiconductor film such as an amorphous silicon film or a polycrystalline silicon film.
- Instead of the silicon semiconductor film, a technique in which an oxide semiconductor film is used for transistors has attracted attention.
- For example, a technique is disclosed in which a transistor manufactured using an In—Ga—Zn oxide film as an oxide semiconductor film is used as a switching element or the like of a pixel (see
Patent Documents 1 and 2). - Further, we develop a technique in which an oxide semiconductor film having a noble crystal structure is manufactured over a glass substrate (see Non-Patent Document 1).
-
- [Patent Document 1] Japanese Published Patent Application No. 2006-165528
- [Patent Document 2] Japanese Published Patent Application No. 2007-096055
-
- [Non-Patent Document 1] Shunpei Yamazaki, et al., “Research, Development, and Application of Crystalline Oxide Semiconductor”, SID 2012 DIGEST, pp. 183-186
- An oxide semiconductor is a semiconductor material whose band gap is wider than that of silicon and whose intrinsic carrier density is lower than that of silicon. Thus, a transistor including an oxide semiconductor film (hereinafter referred to as an oxide semiconductor transistor) can have extremely lower off-state current than a transistor including an amorphous silicon film or a polycrystalline silicon film. As a result, when a backplane (circuit board) of a liquid crystal display device or an organic EL display device is manufactured using an oxide semiconductor transistor, the display device can have low power consumption.
- In addition, with a transistor including a crystalline oxide semiconductor film, the density of pixels can be increased, and high definition of a display device can be achieved (see Non-Patent Document 1).
- In view of fossil fuel exhaustion, environmental problems, and the like, all kinds of electronic devices are required to consume less power. Liquid crystal display devices are no exception. It is known that power consumption of liquid crystal display devices varies depending on a method for applying an electric field to a liquid crystal layer (display mode). Power consumption for changing alignment of a liquid crystal material (rewriting a pixel) in a horizontal electric field mode is lower than that in a vertical electric field mode such as a twisted nematic (TN) mode or a vertical alignment (VA) mode.
- Since a liquid crystal display device of a horizontal electric field mode can have a wider viewing angle than that of a vertical electric field mode, in recent years, liquid crystal display devices with a variety of screen sizes are used as display devices of television devices, mobile devices, and the like.
- In a liquid crystal display device of a horizontal electric field mode, a pixel electrode and a common electrode are provided on a substrate side of a pair of substrates which are arranged with a liquid crystal layer provided therebetween, where a transistor is manufactured, and an electric field in a substantially horizontal direction is applied to a liquid crystal molecule. Typical examples of a horizontal electric field mode are an in-plane-switching (IPS) mode and a fringe field switching (FFS) mode.
- By a combination of a horizontal electric field mode and a transistor including a crystalline oxide semiconductor film, high definition and low power consumption of a liquid crystal display device can be achieved, and high performance of a touch panel can also be achieved.
- On the other hand, improvement in reliability is a big issue for mass production of a liquid crystal display device including an oxide semiconductor transistor for a backplane.
- A substrate having flexibility has advantages in that mechanical strength with respect to vibration and shock is excellent as compared to a glass substrate, the thickness is easily suppressed, and a degree of freedom in shape is high. Therefore, a semiconductor device using the substrate having flexibility is expected to have a variety of applications.
- In view of the above, an object of one embodiment of the present invention is to provide a highly reliable liquid crystal display device which uses a flexible substrate and is manufactured using a crystalline oxide semiconductor film for a backplane.
- It is found from our research that entry of water into an oxide semiconductor film is one of big facts of a change in electric characteristics of an oxide semiconductor transistor. Entry of water into the oxide semiconductor film increases carrier density, so that electric characteristics of the transistor are varied.
- For that reason, a liquid crystal display device is manufactured using a material containing water as little as possible and by a structure and a manufacturing method which prevent entry of water as much as possible, which leads to resolution of decrease in reliability.
- However, limitation of a material causes new problems in that display quality of a liquid crystal display device is decreased and that existing equipment in a manufacturing factory of liquid crystal display devices cannot be used; thus, early practical application of liquid crystal display devices including an oxide semiconductor is hindered.
- For example, in order to suppress defective orientation of a liquid crystal molecule, it is preferable that a planarization film be formed as a base film of a pixel electrode. Since the planarization film needs to be formed thick so as to reduce unevenness of a transistor, an organic resin film is generally used as a planarization film. However, an organic resin film has a higher hygroscopic property than an inorganic insulating film; thus, there is a problem in combination with an oxide semiconductor transistor.
- In view of the above, in a liquid crystal display device of one embodiment of the present invention, over a substrate having heat resistance, an element layer including an oxide semiconductor transistor, an organic resin film over the oxide semiconductor transistor, a pixel electrode and a common electrode over the organic resin film, and an alignment film over the pixel electrode and the common electrode is formed, the element layer is transferred to a first substrate having flexibility, and then, drying treatment is performed before a liquid crystal layer is sealed between the first substrate and a second substrate having flexibility. Steps from the drying treatment to sealing of the liquid crystal layer are performed without exposure to the air.
- Further, one embodiment of the present invention is a touch panel including the liquid crystal display device of the above embodiment as a display portion.
- According to the technique disclosed in this specification, a liquid crystal display device having as high reliability as a practical level, which uses a flexible substrate and includes an oxide semiconductor transistor for a backplane, can be provided.
- In the accompanying drawings:
-
FIG. 1 is a plan view illustrating a structure example of a liquid crystal panel; -
FIG. 2 is a cross-sectional view illustrating a structure example of the liquid crystal panel, taken along line B1-B2 inFIG. 1 ; -
FIG. 3 is a plan view illustrating a structure example of a pixel; -
FIG. 4 is a cross-sectional view of the pixel taken along line A1-A2 inFIG. 3 ; -
FIG. 5 is a cross-sectional view of the pixel taken along line A3-A4 inFIG. 3 ; -
FIG. 6 is a cross-sectional view illustrating an example of a connection structure of a common electrode and a terminal portion; -
FIG. 7 is a cross-sectional view illustrating an example of a connection structure of wirings (electrodes) of a liquid crystal panel; -
FIGS. 8A to 8D are cross-sectional views illustrating an example of a method for manufacturing a transistor; -
FIGS. 9A to 9C are cross-sectional views illustrating an example of steps following the step inFIG. 8D ; -
FIG. 10 is a cross-sectional view illustrating a structure example of a touch panel including the liquid crystal panel inFIG. 1 ; -
FIG. 11 is a plan view illustrating a structure example of a touch sensor of the touch panel inFIG. 10 ; -
FIG. 12A is a cross-sectional view of the touch panel taken along line C1-C2 inFIG. 11 andFIG. 12B is a plan view of aregion 240 inFIG. 11 ; -
FIG. 13 is a block diagram illustrating a structure example of a liquid crystal display device including the liquid crystal panel inFIG. 1 ; -
FIG. 14 is a circuit diagram illustrating a configuration example of a pixel; -
FIG. 15 is a timing chart illustrating an example of a method for driving the liquid crystal display device inFIG. 13 ; -
FIGS. 16A to 16E each illustrate an electronic device; -
FIG. 17 is a graph showing the intensities of gas molecules having a mass-to-charge ratio (m/z) of 18 and being released from circuit boards (each including an organic resin film) of a liquid crystal panel, which are obtained by TDS; -
FIG. 18 is a graph showing the intensities of gas molecules having a mass-to-charge ratio (m/z) of 18 and being released from circuit boards (not including an organic resin film) of a liquid crystal panel, which are obtained by TDS; -
FIG. 19 is a graph showing a change in an operation margin width with respect to an operation time of a scan line driver circuit (subjected to heat treatment); -
FIG. 20 is a graph showing a change in an operation margin width with respect to an operation time of a scan line driver circuit (not subjected to heat treatment); -
FIGS. 21A to 21C are cross-sectional views illustrating steps of manufacturing a liquid crystal display device; -
FIG. 22 is a cross-sectional view illustrating a step of manufacturing a liquid crystal display device; -
FIG. 23 is a block diagram illustrating a structure example of a liquid crystal display device including a liquid crystal panel; -
FIG. 24 is a perspective view of a touch sensor; -
FIG. 25 is a plan view of a touch sensor; -
FIG. 26 is a cross-sectional view of a touch sensor; -
FIG. 27 is a circuit diagram of a touch sensor; -
FIG. 28 is a mask pattern of a touch sensor; -
FIG. 29 shows an example of specifications of a liquid crystal panel; -
FIG. 30 illustrates an electronic device; and -
FIG. 31 illustrates an electronic device. - Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings. Note that the present invention is not limited to the description below, and it is easily understood by those skilled in the art that a variety of changes and modifications can be made without departing from the spirit and scope of the present invention. Accordingly, the present invention should not be construed as being limited to the description of the embodiments below.
- Note that in the drawings used for the description of the embodiments of the invention, the same portions or portions having similar functions are denoted by the same reference numerals, and repeated description thereof is omitted in some cases.
- Note that in this specification, the category of a liquid crystal display device includes a liquid crystal panel in which liquid crystal elements are formed in respective pixels, and a module in which an IC or the like including a driver circuit or a controller and a light source such as a backlight or a frontlight are mounted on the liquid crystal panel.
- A liquid crystal panel of this embodiment is described using
FIG. 1 ,FIG. 2 ,FIG. 3 ,FIG. 4 ,FIG. 5 ,FIG. 14 , andFIG. 23 .FIG. 1 is a plan view illustrating an example of a structure of aliquid crystal panel 10.FIG. 2 is a cross-sectional view illustrating an example of a structure of theliquid crystal panel 10 and corresponds to a cross-sectional view taken along line B1-B2 inFIG. 1 . -
FIG. 23 is a block diagram illustrating an example of a structure of theliquid crystal panel 10. Theliquid crystal panel 10 includes adisplay portion 30, a scanline driver circuit 41, a scanline driver circuit 42, and a dataline driver circuit 43. Thedisplay portion 30 includes a plurality ofpixels 31 connected to scanlines 110 anddata lines 111.FIG. 14 is a circuit diagram illustrating a configuration example of thepixel 31. - The
pixel 31 includes atransistor 35 and aliquid crystal element 36. Thetransistor 35 is a switching element which controls an electrical connection between theliquid crystal element 36 and thedata line 111. Thetransistor 35 is turned on or off by a scan signal input from its gate through thescan line 110. -
FIG. 3 is a plan view illustrating a structure example of thepixel 31.FIG. 4 is a cross-sectional view illustrating a structure example of thepixel 31 taken along line A1-A2 inFIG. 3 .FIG. 5 is a cross-sectional view illustrating a structure example of thepixel 31 taken along line A3-A4 inFIG. 3 . Here, although thepixel 31 of an FFS mode is used in theliquid crystal panel 10, thepixel 31 of an IPS mode may be used. - The
display portion 30, the scanline driver circuit 41, the scanline driver circuit 42, and the dataline driver circuit 43 each include a transistor including an oxide semiconductor.FIG. 2 illustrates atransistor 45 in the dataline driver circuit 43, andFIG. 4 illustrates thetransistor 35 in thepixel 31. In thedisplay portion 30, the scanline driver circuit 41, the scanline driver circuit 42, and the dataline driver circuit 43, transistors having the same structure are formed. Here, as the transistors in thedisplay portion 30, the scanline driver circuit 41, the scanline driver circuit 42, and the dataline driver circuit 43, bottom-gate transistors including an oxide semiconductor film as a semiconductor layer are used. - The
scan lines 110 of odd-numbered rows are connected to one of the scanline driver circuits scan lines 110 of even-numbered rows are connected to the other of the scanline driver circuits line driver circuit 43. Thetransistor 35 in thepixel 31 is connected to thescan line 110 and thedata line 111. - In the
liquid crystal panel 10, aliquid crystal layer 140 sealed by a sealingmember 215 is provided between thesubstrate 100 and thesubstrate 200. The cell gap of theliquid crystal panel 10 is maintained by aspacer 141 formed over the substrate 200 (seeFIG. 5 ). As illustrated inFIG. 3 andFIG. 5 , thespacer 141 is formed in a region where thescan line 110 and thedata line 111 overlap with each other. Such a region does not contribute to display because it is a region where the alignment of the liquid crystal material is disordered. When thespacer 141 is formed in such a region, the aperture ratio of thepixel 31 can be increased to 50% or more. - Over the
substrate 100, aterminal portion 60 connected to anFPC 61 is formed outside the sealingmember 215. In an upper layer of theterminal portion 60, anelectrode 162 is formed using the same transparent conductive film as acommon electrode 115, and theFPC 61 and theelectrode 162 are electrically connected to each other through an anisotropic conductive film. Theelectrode 162 is electrically connected to thedisplay portion 30, the scanline driver circuit 41, the scanline driver circuit 42, and the dataline driver circuit 43 and is formed using a conductive film forming thedata line 111. Note that awiring 161 connecting theelectrode 162 to thedisplay portion 30, the scanline driver circuit 41, the scanline driver circuit 42, and the dataline driver circuit 43 can be formed using the same conductive film as thescan line 110. - Each of the
substrates - Further, in the
substrate substrate - The ceramic layer can be formed by a sol-gel method, an evaporation method, a CVD method, a sputtering method, or the like. Alternatively, the ceramic layer may be formed over the
substrate substrate substrate substrate - In the
pixel 31, over anorganic resin film 135, thecommon electrode 115 and apixel electrode 116 face each other with an insulatingfilm 136 provided therebetween. Thecommon electrode 115 is formed as one electrode in thedisplay portion 30, and in each of thepixels 31, an opening is formed in a connection portion between thepixel electrode 116 and thetransistor 35. Thepixel electrode 116 is divided for each of thepixels 31, and thepixel electrode 116 included in each of thepixels 31 has a striped region.FIG. 3 illustrates the case where a slit-shaped opening is provided in thepixel electrode 116. The liquid crystal element 36 (seeFIG. 14 ) in thepixel 31 includes thecommon electrode 115, thepixel electrode 116, and theliquid crystal layer 140. Alignment of the liquid crystal material of theliquid crystal layer 140 is changed by the action of an electric field generated between thecommon electrode 115 and thepixel electrode 116. - Note that in the
common electrode 115, a slit-shaped opening can be formed in a portion overlapping with thepixel electrode 116. - Further, a capacitor C1 is formed in a region where the
pixel electrode 116 and thecommon electrode 115 overlap with each other with the insulatingfilm 136 provided therebetween (seeFIG. 14 ). Thus, a capacitor C2 formed by additionally forming a wiring referred to as an auxiliary capacitor wiring in thepixel 31 is not necessary. In other words, as a storage capacitor of theliquid crystal element 36, the capacitor C1 (>0 fF) including thepixel electrode 116, thecommon electrode 115, and the insulatingfilm 136 is provided and the capacitor C2 using the auxiliary capacitor wiring as an electrode is not provided. That is, the capacitance value of the capacitor C1 exceeds 0 (fF) and can be approximately several hundred (fF); on the other hand, that of the capacitor C2 is 0 (fF). - Thus, since an auxiliary capacitor wiring which decreases an aperture ratio is not formed in the
pixel 31 and the capacitor C1 is provided in parallel to theliquid crystal element 36, the aperture ratio can be increased. The aperture ratio can be increased to 50% or greater, further 60% or greater. - Over the
substrate 200, ablack matrix 210, acolor filter 211, anovercoat 212, and analignment film 213 are formed. Thecolor filter 211 is formed in a region overlapping with thepixel electrode 116, and theblack matrix 210 is provided to cover a region which does not contribute to display and in which thescan line 110, thedata line 111, and the like are formed. - As illustrated in
FIG. 6 , thecommon electrode 115 is electrically connected to awiring 117 over an insulatingfilm 131. Thewiring 117 is formed outside thedisplay portion 30 and is electrically connected to theelectrode 162 in theterminal portion 60 in a manner similar to that of thewiring 161 inFIG. 2 . With such a structure, a potential can be applied to thecommon electrode 115 from the outside of theliquid crystal panel 10. - An FFS-mode liquid crystal panel can have a wider viewing angle and higher contrast than an IPS-mode liquid crystal panel and can be driven at lower voltage than an IPS-mode one; thus, it is extremely preferable that by using a transistor including an oxide semiconductor, a high definition display device of a mobile electronic device can be obtained. In addition, in an FFS-mode liquid crystal panel, a pixel electrode and a common electrode overlap with each other; thus, a storage capacitor can be added to a pixel without providing a storage capacitor wiring, which enables the aperture ratio to be increased.
- A method for manufacturing a circuit board of the
liquid crystal panel 10 illustrated inFIG. 1 is described below. - First, a method for manufacturing transistors in the
display portion 30, the scanline driver circuit 41, the scanline driver circuit 42, and the dataline driver circuit 43 are described with reference toFIGS. 8A to 8D andFIGS. 9A to 9C .FIGS. 8A to 8D andFIGS. 9A to 9C are cross-sectional views illustrating an example of a method for manufacturing thetransistor 35 in thedisplay portion 30, and the transistors in the scanline driver circuit 41, the scanline driver circuit 42, and the dataline driver circuit 43 which have the same structure are formed over asubstrate 180 at the same time as thetransistor 35. - As illustrated in
FIG. 8A , aseparation layer 174, an insulatingfilm 175 over theseparation layer 174, and aconductive film 301, which forms a wiring and an electrode in the first layer over the insulatingfilm 175, are formed over thesubstrate 180. - As the
substrate 180, a substrate having heat resistance high enough to withstand a later manufacturing step is preferable, and for example, a glass substrate, a ceramic substrate, a quartz substrate, a sapphire substrate, or the like is used. - As the
separation layer 174, a metal film, a metal oxide film, or a film in which a metal film and a metal oxide film are stacked can be used. The metal film and the metal oxide film can be either a single layer or a stacked structure of a plurality of layers. Other than a metal film or a metal oxide film, a metal nitride film or a metal oxynitride film can also be used. Theseparation layer 174 can be formed by a sputtering method or a CVD method such as a plasma CVD method. - Examples of metals used for the
separation layer 174 include tungsten (W), molybdenum (Mo), titanium (Ti), tantalum (Ta), niobium (Nb), nickel (Ni), cobalt (Co), zirconium (Zr), zinc (Zn), ruthenium (Ru), rhodium (Rh), palladium (Pd), osmium (Os), iridium (Ir), and the like. Other than such metal films, theseparation layer 174 can also be formed using a film made of an alloy containing the above metal as a main component or a compound containing the above metal. - The
separation layer 174 having a stack of a metal film and a metal oxide film can be formed by forming a base metal film and then, oxidizing or nitriding the surface of the metal film. Specifically, plasma treatment may be performed on the base metal film in an oxygen atmosphere or an N2O atmosphere, or heat treatment may be performed on the base metal film in an oxygen atmosphere or an N2O atmosphere. Alternatively, the metal film can be oxidized by forming a silicon oxide film or a silicon oxynitride film so as to be in contact with the base metal film. Further alternatively, the metal film can be nitrided by forming a silicon oxynitride film or a silicon nitride film so as to be in contact with the base metal film. - As the plasma treatment which oxidizes or nitrides a metal film, high-density plasma treatment in which a plasma density is greater than or equal to 1×1011 cm−3, preferably in the range of 1×1011 cm−3 to 9×1015 cm−3 and which uses a high frequency wave such as a microwave (for example, a frequency is 2.45 GHz) may be performed.
- Note that the
separation layer 174 in which a metal film and a metal oxide film are stacked may be formed by oxidizing a surface of the base metal film; however, a metal oxide film may be separately formed after a metal film has been formed. In the case of using tungsten as a metal, for example, a tungsten film is formed as the base metal film by a sputtering method, a CVD method, or the like, and then the tungsten film is subjected to plasma treatment. Accordingly, the tungsten film corresponding to the metal film and a metal oxide film which is in contact with the metal film and formed of an oxide of tungsten can be formed. - The insulating
film 175 is formed using an insulating material such as silicon oxide, silicon nitride, silicon oxynitride, or silicon nitride oxide by a CVD method, a sputtering method, or the like. - The insulating
film 175 is provided in order that alkali metal such as Na or alkaline earth metal contained in thesubstrate 180 can be prevented from diffusing into asemiconductor layer 120 formed later and adversely affecting characteristics of a semiconductor element such as the transistor. In addition, the insulatingfilm 175 has a function of preventing an impurity element contained in theseparation layer 174 from diffusing into thesemiconductor layer 120, and also has a function of protecting anelement layer 170 in a later step of separating theelement layer 170. Furthermore, with the insulatingfilm 175, theseparation layer 174 can be easily separated or a semiconductor element or a wiring can be prevented from being cracked or damaged in the later separation step. - The insulating
film 175 may be a single insulating film or a stack of a plurality of insulating films. In this embodiment, the insulatingfilm 175 is formed by sequentially stacking a 100-nm-thick silicon oxynitride film, a 50-nm-thick silicon nitride oxide film, and a 100-nm-thick silicon oxynitride film. However, the material and the thickness of each film, and the number of stacked films are not limited to them. - Although the case where the
separation layer 174 is formed directly over thesubstrate 180 is described in this embodiment, an insulating film including silicon oxide, silicon nitride, silicon oxynitride, silicon nitride oxide, or the like may be formed between thesubstrate 180 and theseparation layer 174 in order to increase adhesion between thesubstrate 180 and theseparation layer 174. - As the
conductive film 301, a single layer or two or more layers of a film including a conductive material containing one or more kinds of aluminum, titanium, chromium, cobalt, nickel, copper, yttrium, zirconium, molybdenum, ruthenium, silver, tantalum, and tungsten are preferably formed. For example, as theconductive film 301, a film in which a copper film is stacked over a tungsten nitride film or a single layer film of tungsten can be formed. - Next, the
scan line 110 which also serves as a gate electrode of the transistor is formed by a photolithography process and an etching step. A mask formed of a resist (hereinafter referred to as a resist mask) is formed over theconductive film 301 by using a first photomask and then theconductive film 301 is etched, so that thescan line 110 is formed. Then, the resist mask is removed (FIG. 8B ). - As illustrated in
FIG. 7 , anelectrode 171 is formed together with thescan line 110.FIG. 7 is a cross-sectional view illustrating an example of a connection structure of wirings (electrodes) formed outside thedisplay portion 30 and illustrates a structure in which theelectrode 171 in the first layer and anelectrode 172 in the second layer are connected to each other through anelectrode 173. Such a connection structure is applied to the scanline driver circuit 41, the scanline driver circuit 42, the dataline driver circuit 43, a lead wiring, and the like. - The insulating
film 131 is formed to cover the scan line 110 (the wiring and the electrode in the first layer), and a three-layer stack ofoxide semiconductor films 311 to 313 is formed over the insulating film 131 (FIG. 8C ). - The insulating
film 131 serves as a gate insulating film of thetransistor 35. The insulatingfilm 131 may be formed of a single layer or a stacked layer using an insulating film containing one or more of aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, and tantalum oxide. - For example, in the case of using the insulating
film 131 having a two-layer structure, a multilayer film including a silicon nitride film as the first layer and a silicon oxide film as the second layer may be used. The silicon oxide film in the second layer can be a silicon oxynitride film. The silicon nitride film in the first layer can be replaced with a silicon nitride oxide film. - As the silicon oxide film, a silicon oxide film with a low defect density is preferably used. Specifically, a silicon oxide film which has a spin density of 3×1017 spins/cm3 or less, preferably 5×1016 spins/cm3 or less corresponding to a signal at a g-factor of 2.001 in electron spin resonance (ESR) is used. As the silicon oxide film, a silicon oxide film having excess oxygen is preferably used. As the silicon nitride film, a silicon nitride film from which hydrogen and ammonia are less released is used. The amount of released hydrogen and ammonia is preferably measured by thermal desorption spectroscopy (TDS) analysis.
- Note that silicon nitride oxide refers to an insulating material that contains more nitrogen than oxygen, whereas silicon oxynitride refers to an insulating material that contains more oxygen than nitrogen.
- The three-layer stack of the
oxide semiconductor films 311 to 313 forms thesemiconductor layer 120 in the transistor. Although the three-layer stack of the oxide semiconductor films (311 to 313) is formed here (FIG. 8C ), a single-layer structure or another stacked-layer structure may be employed. - Next, the
semiconductor layer 120 of the transistor is formed by a photolithography process and an etching step. A resist mask is formed over theoxide semiconductor film 311 by using a second photomask and then theoxide semiconductor films 311 to 313 are etched, so that thesemiconductor layer 120 is formed. Then, the resist mask is removed (FIG. 8D ). - As the oxide semiconductor used for the semiconductor layer 120 of the transistor, for example, any of the following can be used: indium oxide, tin oxide, zinc oxide, an In—Zn-based oxide, a Sn—Zn-based oxide, an Al—Zn-based oxide, a Zn—Mg-based oxide, a Sn—Mg-based oxide, an In—Mg-based oxide, an In—Ga-based oxide, an In—Ga—Zn-based oxide (also referred to as IGZO), an In—Al—Zn-based oxide, an In—Sn—Zn-based oxide, a Sn—Ga—Zn-based oxide, an Al—Ga—Zn-based oxide, a Sn—Al—Zn-based oxide, an In—Hf—Zn-based oxide, an In—Zr—Zn-based oxide, an In—Ti—Zn-based oxide, an In—Sc—Zn-based oxide, an In—Y—Zn-based oxide, an In—La—Zn-based oxide, an In—Ce—Zn-based oxide, an In—Pr—Zn-based oxide, an In—Nd—Zn-based oxide, an In—Sm—Zn-based oxide, an In—Eu—Zn-based oxide, an In—Gd—Zn-based oxide, an In—Tb—Zn-based oxide, an In—Dy—Zn-based oxide, an In—Ho—Zn-based oxide, an In—Er—Zn-based oxide, an In—Tm—Zn-based oxide, an In—Yb—Zn-based oxide, an In—Lu—Zn-based oxide, an In—Sn—Ga—Zn-based oxide, an In—Hf—Ga—Zn-based oxide, an In—Al—Ga—Zn-based oxide, an In—Sn—Al—Zn-based oxide, an In—Sn—Hf—Zn-based oxide, and an In—Hf—Al—Zn-based oxide.
- For example, an In—Ga—Zn-based oxide with an atomic ratio of In:Ga:Zn=1:1:1, In:Ga:Zn=3:1:2, or In:Ga:Zn=2:1:3, or any of oxides whose composition is in the neighborhood of the above compositions can be used.
- When the oxide semiconductor film forming the
semiconductor layer 120 contains a large amount of hydrogen, the hydrogen and an oxide semiconductor are bonded to each other, so that part of the hydrogen serves as a donor and causes generation of an electron which is a carrier. As a result, the threshold voltage of the transistor shifts in the negative direction. Therefore, it is preferable that, after formation of the oxide semiconductor film, dehydration treatment (dehydrogenation treatment) be performed to remove hydrogen or moisture from the oxide semiconductor film so that the oxide semiconductor film is highly purified to contain impurities as little as possible. - Note that oxygen in the oxide semiconductor film is also reduced by the dehydration treatment (dehydrogenation treatment) in some cases. Accordingly, it is preferable that oxygen be added to the oxide semiconductor film to fill oxygen vacancies increased by the dehydration treatment (dehydrogenation treatment). In this specification and the like, supplying oxygen to an oxide semiconductor film may be expressed as oxygen adding treatment, or treatment for making the oxygen content of an oxide semiconductor film be in excess of that of the stoichiometric composition may be expressed as treatment for making an oxygen-excess state.
- In this manner, hydrogen or moisture is removed from the oxide semiconductor film by the dehydration treatment (dehydrogenation treatment) and oxygen vacancies therein are filled by the oxygen adding treatment, whereby the oxide semiconductor film can be turned into an i-type (intrinsic) or substantially i-type (intrinsic) oxide semiconductor film which is extremely close to an i-type oxide semiconductor film. Note that “substantially intrinsic” means that the oxide semiconductor film contains extremely few (close to zero) carriers derived from a donor and has a carrier density of lower than or equal to 1×1017/cm3, lower than or equal to 1×1016/cm3, lower than or equal to 1×1015/cm3, lower than or equal to 1×1014/cm3, or lower than or equal to 1×1013/cm3.
- Thus, the transistor including an i-type or substantially i-type oxide semiconductor film can have extremely favorable off-state current characteristics. For example, the drain current when the transistor including an oxide semiconductor film is in an off state can be less than or equal to 1×10−18 A, preferably less than or equal to 1×10−21 A, more preferably less than or equal to 1×10−24 A at room temperature (approximately 25° C.), or the drain current can be less than or equal to 1×10−15 A, preferably less than or equal to 1×10−18 A, more preferably less than or equal to 1×10−21 A at 85° C. Note that an off state of a transistor refers to a state where gate voltage is sufficiently lower than threshold voltage in the case of an n-channel transistor. Specifically, when the gate voltage is lower than the threshold voltage by 1 V or more, 2 V or more, or 3 V or more, the transistor is turned off.
- Note that in an FFS-mode liquid crystal display device, the capacitor C1 illustrated in
FIG. 14 is formed in a region where thepixel electrode 116 and thecommon electrode 115 overlap with each other with the insulatingfilm 136 provided therebetween. Thus, when the thickness and the relative permittivity of the insulatingfilm 136 are not changed, as the area of the region increases, the capacitance of the capacitor C1 becomes higher; on the other hand, as the area of the region decreases, the capacitance of the capacitor C1 becomes lower. Further, in a liquid crystal display device of one embodiment of the present invention, the off-state current of thetransistor 35 can be extremely small; thus, the amount of charge leaked from the capacitor C1 can be smaller than that in a liquid crystal display device in which a transistor using silicon is used as a switching element in a pixel. Therefore, in the liquid crystal display device of one embodiment of the present invention, the capacitance of the capacitor C1 can be smaller than that in a liquid crystal display device in which a transistor using silicon is used as a switching element in a pixel, and the area of the region where thepixel electrode 116 and thecommon electrode 115 overlap with each other with the insulatingfilm 136 provided therebetween can be reduced. As a result, in the liquid crystal display device of one embodiment of the present invention, the transmittance of thepixel 31 can be increased, so that the amount of light lost in the liquid crystal panel is reduced; thus, power consumption of the liquid crystal display device can be reduced. - Here, the
oxide semiconductor films 311 to 313 are provided so that a channel of the transistor is formed in mainly theoxide semiconductor film 312 of thesemiconductor layer 120. The method for manufacturing theoxide semiconductor films 311 to 313 is described in detail later. - As illustrated in
FIG. 9A , aconductive film 302 forming a wiring and an electrode in the second layer is formed over the entire area of thesubstrate 180. Theconductive film 302 can be formed in a manner similar to that of theconductive film 301. Here, theconductive film 302 has a three-layer structure. Titanium films are formed as the first and third layers and an aluminum film is formed as the second layer. The titanium films and the aluminum film are formed by a sputtering method. - Next, a resist mask is formed over the
conductive film 302 and the insulatingfilm 131 by using a third photomask. Theconductive film 302 is etched using this resist mask, so that thedata line 111 connected to thesemiconductor layer 120 and anelectrode 112 are formed (FIG. 9B ). Thedata line 111 and theelectrode 112 serve as a source electrode and a drain electrode of the transistor. - Further, the
wiring 161 inFIG. 2 , thewiring 117 inFIG. 6 , theelectrode 172 inFIG. 7 , and the like which are in the second layer are formed using theconductive film 302. Thewiring 117 inFIG. 6 is a lead wiring for connecting thecommon electrode 115 to theterminal portion 60. - Next, an inorganic insulating film is formed so as to cover the entire area of the
substrate 180. Here, a stack of insulatingfilms 132 to 134 formed using inorganic insulating materials is formed (FIG. 9C ). It is particularly preferable that the insulatingfilms film 134 be a nitride insulating film. The use of a nitride insulating film as the insulatingfilm 134 can suppress entry of impurities such as hydrogen and water into the semiconductor layer of the transistor from the outside. Note that the insulatingfilm 132 is not necessarily provided. - Further, in the case where one or both of the insulating
films oxide semiconductor films 311 to 313, and the oxygen contained in an oxygen excess region can be transferred to the oxide semiconductor film to fill oxygen vacancies. - For example, when an oxide insulating film having the feature described below is used, the oxygen vacancies in the oxide semiconductor film can be filled. The feature of the oxide insulating film is that the number of oxygen molecules released from the oxide insulating film is greater than or equal to 1.0×1018 molecules/cm3 when measured by thermal desorption spectroscopy (hereinafter referred to as TDS). Note that a region in which the oxygen content is higher than that in the stoichiometric composition (oxygen excess region) may be partly included in one or both of the insulating
films semiconductor layer 120 including theoxide semiconductor films 311 to 313, oxygen is prevented from being released from theoxide semiconductor films 311 to 313 and the oxygen contained in the oxygen excess region can be transferred to theoxide semiconductor films 311 to 313 to fill oxygen vacancies. - In the case where the insulating
film 133 is an oxide film in which the oxygen content is higher than that in the stoichiometric composition, the insulatingfilm 132 is preferably an oxide film which penetrates oxygen. Oxygen which enters the insulatingfilm 132 from the outside partly remains in the insulatingfilm 132. Further, oxygen which is contained in the insulatingfilm 132 from the first is released from the insulatingfilm 132 to the outside in some cases. Thus, the insulatingfilm 132 is preferably an oxide insulating film having a high coefficient of diffusion of oxygen. - The thickness of the insulating
film 132 can be greater than or equal to 5 nm and less than or equal to 150 nm, preferably greater than or equal to 5 nm and less than or equal to 50 nm, more preferably greater than or equal to 10 nm and less than or equal to 30 nm. The thickness of the insulatingfilm 131 can be greater than or equal to 30 nm and less than or equal to 500 nm, preferably greater than or equal to 150 nm and less than or equal to 400 nm. - In the case where a nitride insulating film is used as the insulating
film 134, an insulating film having a bather property against nitrogen is preferably used as one or both of the insulatingfilms - In the case where an oxide insulating film containing nitrogen, such as a silicon oxynitride film or a silicon nitride oxide film, is used as one or both of the insulating
films semiconductor layer 120 containing the oxide semiconductor included in thetransistor 35 can be reduced and the number of defects in the nitrogen-containing oxide insulating film itself can be reduced. - The insulating
film 132 can be formed under the following conditions. The substrate placed in a treatment chamber of a PECVD apparatus, which is vacuum-evacuated, is held at a temperature higher than or equal to 180° C. and lower than or equal to 400° C., preferably higher than or equal to 200° C. and lower than or equal to 370° C., a deposition gas containing silicon and an oxidizing gas are introduced as a source gas into the treatment chamber the pressure in the treatment chamber is greater than or equal to 20 Pa and less than or equal to 250 Pa, preferably greater than or equal to 40 Pa and less than or equal to 200 Pa, and high-frequency power is supplied to an electrode provided in the treatment chamber. - Typical examples of the deposition gas containing silicon include silane, disilane, trisilane, and silane fluoride. As the oxidizing gas, oxygen, ozone, dinitrogen monoxide, and nitrogen dioxide can be given as examples.
- As the insulating
film 134, a nitride insulating film with a low hydrogen content may be provided. The nitride insulating film is as follows, for example: the number of hydrogen molecules released from the nitride insulating film is less than 5.0×1021 molecules/cm3, preferably less than 3.0×1021 molecules/cm3, more preferably less than 1.0×1021 molecules/cm3 when measured by TDS. - The insulating
film 134 has a thickness large enough to prevent entry of impurities such as hydrogen and water into the transistor from the outside. For example, the thickness can be greater than or equal to 50 nm and less than or equal to 200 nm, preferably greater than or equal to 50 nm and less than or equal to 150 nm, and further preferably greater than or equal to 50 nm and less than or equal to 100 nm. - The insulating
films 132 to 134 can be formed by any of a variety of deposition methods such as a PECVD method and a sputtering method. It is preferable that the insulatingfilms 132 to 134 be formed in succession in a vacuum. In such a case, entry of impurities into each interface can be suppressed. In the case where the materials used for the insulatingfilm 132 and the insulatingfilm 133 have the same composition, the interface between the insulatingfilm 132 and the insulatingfilm 133 cannot be clearly observed in some cases. - For example, as the insulating
film 132, a silicon oxide film or a silicon oxynitride film can be formed by a PECVD method under the following formation conditions. The substrate is held at a temperature higher than or equal to 180° C. and lower than or equal to 400° C., preferably higher than or equal to 200° C. and lower than or equal to 370° C., a deposition gas containing silicon and an oxidizing gas are introduced as a source gas into the treatment chamber, the pressure in the treatment chamber is greater than or equal to 20 Pa and less than or equal to 250 Pa, preferably greater than or equal to 40 Pa and less than or equal to 200 Pa, and high-frequency power is supplied to an electrode provided in the treatment chamber. - Typical examples of the deposition gas containing silicon include silane, disilane, trisilane, and silane fluoride. Examples of the oxidizing gas include oxygen, ozone, dinitrogen monoxide, and nitrogen dioxide.
- By setting the ratio of the amount of the oxidizing gas to the amount of the deposition gas containing silicon to 100 or higher, the hydrogen content in the insulating
film 132 can be reduced and dangling bonds in the insulatingfilm 132 can be reduced. Oxygen released from the insulatingfilm 133 is captured by the dangling bonds in the insulatingfilm 132 in some cases; thus, in the case where the dangling bonds in the insulatingfilm 132 are reduced, oxygen in the insulatingfilm 133 can enter thesemiconductor layer 120 efficiently to fill the oxygen vacancies in thesemiconductor layer 120. As a result, the amount of hydrogen entering thesemiconductor layer 120 can be reduced and oxygen vacancies in the oxide semiconductor film can be reduced. - In the case where a silicon oxide film or a silicon oxynitride film is formed using a PECVD apparatus as the insulating
film 133, the following formation conditions enables the oxygen concentration in the insulatingfilm 133 to be increased. The source gases of the insulatingfilms film 132. - The substrate is held at a temperature higher than or equal to 180° C. and lower than or equal to 260° C., preferably higher than or equal to 180° C. and lower than or equal to 230° C., a source gas is introduced into the treatment chamber, the pressure in the treatment chamber is greater than or equal to 100 Pa and less than or equal to 250 Pa, preferably greater than or equal to 100 Pa and less than or equal to 200 Pa, and high-frequency power that is higher than or equal to 0.17 W/cm2 and lower than or equal to 0.5 W/cm2, preferably higher than or equal to 0.25 W/cm2 and lower than or equal to 0.35 W/cm2 is supplied to an electrode provided in the treatment chamber.
- During the formation of the insulating
film 133, the high-frequency power having the density in the above range is supplied, whereby the decomposition efficiency of the source gas in plasma is increased, oxygen radicals are increased, and oxidation of the source gas proceeds; therefore, the oxygen content in the insulatingfilm 133 is higher than that in the stoichiometric composition. However, in the case where the substrate temperature is within the above temperature range, the bond between silicon and oxygen is weak, and accordingly, part of oxygen is released by heating. Thus, it is possible to form an oxide insulating film which contains oxygen at a higher proportion than the stoichiometric composition and from which part of oxygen is released by heating. The insulatingfilm 132 is provided over thesemiconductor layer 120. Accordingly, in the process for forming the insulatingfilm 133, the insulatingfilm 132 serves as a protective film of thesemiconductor layer 120. Thus, even when the insulatingfilm 133 is formed using the high-frequency power having a high power density, damage to thesemiconductor layer 120 is not significant. - By increasing the thickness of the insulating
film 133, a larger amount of oxygen is released by heating; thus, the insulatingfilm 133 is preferably formed thicker than the insulatingfilm 132. Since the insulatingfilm 132 is provided, favorable coverage can be achieved even when the insulatingfilm 133 is formed thick. - For example, in the case where a silicon nitride film with a low hydrogen content is formed by a PECVD apparatus as the insulating
film 134, the insulatingfilm 134 can be formed under the following formation conditions. The substrate is held at a temperature higher than or equal to 80° C. and lower than or equal to 400° C., preferably higher than or equal to 200° C. and lower than or equal to 370° C., a source gas is introduced into the treatment chamber, the pressure is greater than or equal to 100 Pa and less than or equal to 250 Pa, preferably greater than or equal to 100 Pa and less than or equal to 200 Pa, and high-frequency power is supplied to an electrode provided in the treatment chamber. - As the source gas of the insulating
film 134, a deposition gas containing silicon, a nitrogen gas, and an ammonia gas are preferably used. Typical examples of the deposition gas containing silicon include silane, disilane, trisilane, silane fluoride, and the like. Further, the flow rate of nitrogen is preferably 5 times to 50 times that of ammonia, further preferably 10 times to 50 times that of ammonia. The use of ammonia as the source gas can facilitate decomposition of nitrogen and the deposition gas containing silicon. This is because ammonia is dissociated by plasma energy or heat energy, and energy generated by the dissociation contributes to decomposition of a bond of the deposition gas molecules containing silicon and a bond of nitrogen molecules. Under the above conditions, a silicon nitride film which has a low hydrogen content and can suppress entry of impurities such as hydrogen and water from the outside can be formed. - It is preferable that heat treatment be performed at least after formation of the insulating
film 133 so that excess oxygen contained in the insulatingfilm 132 or the insulatingfilm 133 enters thesemiconductor layer 120 to fill oxygen vacancies in thesemiconductor layer 120. The heat treatment can be performed as heat treatment for dehydration or dehydrogenation of thesemiconductor layer 120. - Through the above steps, the transistors in the
pixel 31, the scanline driver circuit 41, the scanline driver circuit 42, and the dataline driver circuit 43 in the liquid crystal panel can be manufactured. - Next, steps of manufacturing the
pixel electrode 116 and thecommon electrode 115 in thepixel 31 are described with reference to theelement layer 170 inFIG. 3 ,FIG. 4 ,FIG. 5 , andFIG. 6 . - The
organic resin film 135 is formed so as to cover the transistor. Theorganic resin film 135 is a base film of thecommon electrode 115 and thepixel electrode 116 and is formed as a planarization film for reducing unevenness due to the transistor, the wirings, and the like. For theorganic resin film 135, an acrylic resin, a polyimide resin, or the like can be used. - A resist mask is formed over the
organic resin film 135 by using a fourth photomask. By an etching step using this resist mask, a contact hole is formed through the insulatingfilms 131 to 134 using inorganic materials and theorganic resin film 135. The contact hole formed here is used to connect the wiring or electrode in the second layer over the insulatingfilm 131 to an electrode formed over theorganic resin film 135. For example, a contact hole for connecting thecommon electrode 115 to thewiring 117 over the insulatingfilm 131 is also formed (seeFIG. 6 ). - Although one more photomask is needed, a photomask for forming a contact hole in the
organic resin film 135 and a photomask for forming a contact hole in the insulatingfilms 131 to 134 can be used separately. - Next, a transparent conductive film is formed over the
organic resin film 135. A resist mask is formed over the transparent conductive film by using a fifth photomask. The transparent conductive film is etched using this resist mask, so that thecommon electrode 115 is formed. Further, theelectrode 162 in theterminal portion 60 inFIG. 2 , theelectrode 173 inFIG. 7 , and the like are formed using the transparent conductive film. - As illustrated in
FIG. 7 , theelectrode 171 in the first layer and theelectrode 172 in the second layer are connected to each other through theelectrode 173 in the third layer. - In the case where the
electrode 171 and theelectrode 172 are connected to each other through theelectrode 173 in the third layer as illustrated inFIG. 7 , the number of photomasks can be reduced by one as compared to that in the case where a connection portion where theelectrode 171 and theelectrode 172 are directly connected to each other is formed. This is because a photomask for forming a contact hole in the insulatingfilm 131 is needed before theconductive film 302 is formed in order to form a connection portion where theelectrode 171 and theelectrode 172 are directly connected to each other; on the other hand, the photomask is unnecessary in manufacture of the connection portion inFIG. 7 . - The insulating
film 136 is formed over the entire area of thesubstrate 180 so as to cover thecommon electrode 115. The insulatingfilm 136 is formed as a passivation film for preventing entry of an impurity such as water from the outside. Further, the insulatingfilm 136 forms a dielectric of the capacitor formed in the region where thecommon electrode 115 and thepixel electrode 116 overlap with each other. Like the insulatingfilm 134, the insulatingfilm 136 is preferably an insulating film of a nitride or a nitride oxide and for example, a silicon nitride film or a silicon nitride oxide film may be formed. - A resist mask is formed over the insulating
film 136 by using a sixth photomask. The insulatingfilm 136 is etched using this resist mask, so that at least a contact hole reaching theelectrode 112 is formed. - A transparent conductive film is formed over the insulating
film 136. A resist mask is formed over the transparent conductive film by using a seventh photomask. The transparent conductive film is etched using the resist mask, so that thepixel electrode 116 is formed. Thepixel electrode 116 is connected to theelectrode 112. - As the transparent conductive film forming the
common electrode 115 and thepixel electrode 116, a film of an indium oxide containing tungsten oxide, an indium zinc oxide containing tungsten oxide, an indium oxide containing titanium oxide, an indium tin oxide containing titanium oxide, an indium tin oxide, an indium zinc oxide, an indium tin oxide to which silicon oxide is added, or the like can be used. - Here, the
black matrix 210, thecolor filter 211, theovercoat 212, and thespacer 141 are formed over thesubstrate 200. Theblack matrix 210 and thecolor filter 211 may be formed over thesubstrate 180. Thespacer 141 may be formed, for example, by applying a photosensitive curable resin over theovercoat 212, exposing the resin to light through an eighth photomask, and performing development treatment. Note that thespacer 141 may be provided on thesubstrate 180 side. - A cell process is described below. The
element layer 170 in which thedisplay portion 30, the scanline driver circuit 41, the scanline driver circuit 42, the dataline driver circuit 43, and theterminal portion 60 are formed is transferred to the substrate 100 (hereinafter referred to as a circuit board 100) and thecircuit board 100 and thesubstrate 200 over which thecolor filter 211 and the like are formed (hereinafter referred to as a color filter substrate 200) are bonded to each other with a liquid crystal material sealed therebetween, whereby theliquid crystal panel 10 is manufactured. - Entry of water causes variation in threshold voltage or the like of a transistor including an oxide semiconductor, and accordingly, the reliability of the transistor is decreased. Therefore, as described above, in a manufacturing process of the
circuit board 100, it is preferable to perform successive film formation and removal of an impurity (treatment for highly purifying the oxide semiconductor) of an oxide semiconductor, such as heat treatment for dehydrogenation. In view of this, also in the cell process, it is preferable not to take an impurity, particularly moisture, in the liquid crystal panel. Since providing desiccant or the like as in an organic EL panel is difficult in a liquid crystal panel due to the existence of a liquid crystal material, it is preferable not to take moisture in the liquid crystal panel in the cell process. Further, since an organic resin film has a higher hygroscopic property than an inorganic insulating film, the water concentration in theorganic resin film 135 easily increases between formation of theorganic resin film 135 and the cell process. Performing the cell process in a situation where thecircuit board 100 or thecolor filter substrate 200 contains much moisture causes decrease in the reliability of the liquid crystal panel. - In view of the above, in the cell process, drying treatment for removing moisture from the
substrate 180 over which theelement layer 170 is formed or thecolor filter substrate 200 is performed, and the liquid crystal panel is manufactured in an atmosphere where moisture is not reattached. For example, the cell process is performed in an airtight treatment chamber. Further, heat treatment for removing moisture from thecircuit board 100 and thecolor filter substrate 200 is performed at 100° C. or higher. The details of the cell process are described below. - An
alignment film 137 and thealignment film 213 are formed over thesubstrate 180 and thecolor filter substrate 200, respectively. After thesubstrate 180 is cleaned, a polyimide resin is applied over a surface of thesubstrate 180 by a printing method or the like to form thealignment film 137 and baked, so that thealignment film 137 is formed. Alignment treatment is performed on thealignment film 137 through rubbing or irradiation with light. Thealignment film 213 is similarly formed over thecolor filter substrate 200. Although the above process can be performed in an air atmosphere, the following process is performed without exposure to the air in an airtight treatment chamber. The dew point of each treatment chamber is set to lower than or equal to −60° C., preferably lower than or equal to −75° C. For example, the dew point is set to about −80° C. to −60° C. - In other words, after all components are formed between the
substrate 180 and thesubstrate 200, thesubstrate 180 and thecolor filter substrate 200 are always placed in an atmosphere with a dew point of −60° C., which contains little moisture, until the cell process ends. Note that when the treatment chamber is not set to reduced pressure, such as when the substrate is transferred, or the like, the atmosphere is set to an inert atmosphere such as a nitrogen atmosphere or an argon atmosphere. - The
substrate 180 and thecolor filter substrate 200 are subjected to drying treatment. As the drying treatment, heat treatment is performed under reduced pressure. The heating temperature is set to higher than or equal to 100° C., preferably higher than or equal to 150° C. The reduced pressure is set to preferably lower than or equal to 1 Pa, more preferably lower than or equal to 10−4 Pa. For example, the pressure of the treatment chamber is set to 1×10−5 Pa. - Note that in the heat treatment performed as the drying treatment, a practitioner can determine the upper limit of the heating temperature as appropriate considering the heat resistance of a material used for the
substrate 180 and the pressure under the reduced pressure. For example, in the case where thesubstrate 180 is formed using an organic acrylic resin, it is preferable that the upper limit of the heating temperature be set to about 180° C. to 250° C. Further, for example, in the case where thesubstrate 180 is formed using an organic polyimide resin, it is preferable that the upper limit of the heating temperature be set to about 250° C. to 300° C. - Next, a step of transferring the
element layer 170 over thesubstrate 180 to thesubstrate 100 having flexibility is described usingFIGS. 21A to 21C andFIG. 22 . In this embodiment, the case where theelement layer 170 is transferred by providing theseparation layer 174 including the metal oxide film between thesubstrate 180 having heat resistance and theelement layer 170, weakening the metal oxide film by crystallization, and separating theelement layer 170 is described. Note that theelement layer 170 can be transferred by a variety of methods other than the above method, such as a method in which an amorphous silicon film containing hydrogen is provided between thesubstrate 180 and theelement layer 170 and removed by irradiation with laser light or etching to separate theelement layer 170 or a method in which theelement layer 170 is separated from thesubstrate 180 by mechanically removing thesubstrate 180. - First, as illustrated in
FIG. 21A , a supportingsubstrate 181 is bonded to a surface of theelement layer 170, which does not face thesubstrate 180, with an adhesive 185. As the supportingsubstrate 181, a glass substrate, a quartz substrate, a sapphire substrate, a ceramic substrate, a metal substrate, or the like can be used. As the adhesive 185, a material which can be separated from theelement layer 170 in a later step is used. For example, as the adhesive 185, an adhesive which can be separated by irradiation with ultraviolet light or the like may be used. - Next, as illustrated in
FIG. 21B , theelement layer 170 and the supportingsubstrate 181 are separated from thesubstrate 180. In this embodiment, theelement layer 170 and the supportingsubstrate 181 are separated from thesubstrate 180 using physical force. Theseparation layer 174 may partially remain on theelement layer 170 without being removed entirely. The separation can be performed by being pulled by a human hand or a gripping tool, or separating while rolling a roller. - Next, as illustrated in
FIG. 21C , thesubstrate 100 is bonded to a surface of theelement layer 170, which is exposed by the separation, with an adhesive 183. - The
substrate 100 has flexibility as described above and can be a substrate of a resin such as plastic. - As the adhesive 183, a material with which the
substrate 100 and theelement layer 170 can be bonded to each other is used. As the adhesive 183, for example, any of a variety of curable adhesives, e.g., a reactive curable adhesive, a thermosetting adhesive, a photo curable adhesive such as a UV curable adhesive, and an anaerobic adhesive can be used. - Then, the supporting
substrate 181 and the adhesive 185 are removed (FIG. 22 ). - Next, a sealant is applied over the
color filter substrate 200 in order to seal the liquid crystal material. Here, an ultraviolet curable sealant for a one drop filling (ODF) method is applied. Next, the liquid crystal material is dropped in a region surrounded by the sealant on thecolor filter substrate 200. This step is performed in a nitrogen atmosphere. - Next, the
circuit board 100 and thecolor filter substrate 200 are transferred to a treatment chamber for bonding. The atmosphere of the treatment chamber is set to reduced pressure of higher than or equal to 0.1 Pa and lower than or equal to 20 kPa, preferably higher than or equal to 1 Pa and lower than or equal to 100 Pa, and thecircuit board 100 and thecolor filter substrate 200 are bonded to each other. Then, thecircuit board 100 and thecolor filter substrate 200 which are bonded to each other are transferred to another treatment chamber and the sealant is cured by irradiation with ultraviolet light, so that the sealingmember 215 is finished. This step is performed in a nitrogen atmosphere. - Through the above cell process, a liquid crystal panel in which the
liquid crystal layer 140 is sealed between thecircuit board 100 and thecolor filter substrate 200 can be manufactured. By performing drying treatment (heat treatment) on thecircuit board 100 and thecolor filter substrate 200 and controlling the atmosphere to keep a drying state of these substrates in the cell process, deterioration of the liquid crystal panel, which is caused by moisture, can be suppressed. Note that this will be described in Example 1. - By employing this embodiment, deterioration of a liquid crystal display device including an oxide semiconductor for a backplane (the circuit board 100), which is due to moisture, can be reduced. Accordingly, a highly reliable liquid crystal display device including an oxide semiconductor can be provided.
- Further, by combination of a pixel structure of an FFS-mode and a transistor including a crystalline oxide semiconductor film, a liquid crystal display device with high reliability, high definition, and low power consumption can be provided.
- Thus, an FFS-mode liquid crystal display device having a pixel aperture ratio of higher than or equal to 50% (preferably higher than or equal to 60%) and a resolution of higher than or equal to 300 dpi can be provided.
FIG. 29 shows an example of specifications of a liquid crystal panel using an oxide semiconductor transistor. - This embodiment can be implemented in combination with any of the other embodiments as appropriate.
- An oxide semiconductor film forming the
semiconductor layer 120 is described in detail. - The oxide semiconductor film forming the
semiconductor layer 120 is classified roughly into a single-crystal oxide semiconductor film and a non-single-crystal oxide semiconductor film. The non-single-crystal oxide semiconductor film includes any of an amorphous oxide semiconductor film, a microcrystalline oxide semiconductor film, a polycrystalline oxide semiconductor film, a c-axis aligned crystalline oxide semiconductor (CAAC-OS) film, and the like. - The amorphous oxide semiconductor film has disordered atomic arrangement and no crystalline component. A typical example thereof is an oxide semiconductor film in which no crystal part exists even in a microscopic region, and the whole of the film is amorphous.
- The microcrystalline oxide semiconductor film includes a microcrystal (also referred to as nanocrystal) with a size greater than or equal to 1 nm and less than 10 nm, for example. Thus, the microcrystalline oxide semiconductor film has a higher degree of atomic order than the amorphous oxide semiconductor film. Hence, the density of defect states of the microcrystalline oxide semiconductor film is lower than that of the amorphous oxide semiconductor film.
- The CAAC-OS film is one of oxide semiconductor films including a plurality of crystal parts, and most of the crystal parts each fit inside a cube whose one side is less than 100 nm. Thus, there is a case where a crystal part included in the CAAC-OS film fits inside a cube whose one side is less than 10 nm, less than 5 nm, or less than 3 nm. The density of defect states of the CAAC-OS film is lower than that of the microcrystalline oxide semiconductor film. The CAAC-OS film is described in detail below.
- In a transmission electron microscope (TEM) image of the CAAC-OS film, a boundary between crystal parts, that is, a grain boundary is not clearly observed. Thus, in the CAAC-OS film, a reduction in electron mobility due to the grain boundary is less likely to occur.
- According to the TEM image of the CAAC-OS film observed in a direction substantially parallel to a sample surface (cross-sectional TEM image), metal atoms are arranged in a layered manner in the crystal parts. Each metal atom layer has a morphology reflected by a surface over which the CAAC-OS film is formed (hereinafter, a surface over which the CAAC-OS film is formed is referred to as a formation surface) or a top surface of the CAAC-OS film, and is arranged in parallel to the formation surface or the top surface of the CAAC-OS film.
- In this specification, a term “parallel” indicates that the angle formed between two straight lines is greater than or equal to −10° and less than or equal to 10°, and accordingly also includes the case where the angle is greater than or equal to −5° and less than or equal to 5°. In addition, a term “perpendicular” indicates that the angle formed between two straight lines is greater than or equal to 80° and less than or equal to 100°, and accordingly includes the case where the angle is greater than or equal to 85° and less than or equal to 95°.
- On the other hand, according to the TEM image of the CAAC-OS film observed in a direction substantially perpendicular to the sample surface (plan TEM image), metal atoms are arranged in a triangular or hexagonal configuration in the crystal parts. However, there is no regularity of arrangement of metal atoms between different crystal parts.
- From the results of the cross-sectional TEM image and the plan TEM image, alignment is found in the crystal parts in the CAAC-OS film.
- A CAAC-OS film is subjected to structural analysis with an X-ray diffraction (XRD) apparatus. For example, when the CAAC-OS film including an InGaZnO4 crystal is analyzed by an out-of-plane method, a peak appears frequently when the diffraction angle (2θ) is around 31°. This peak is derived from the (009) plane of the InGaZnO4 crystal, which indicates that crystals in the CAAC-OS film have c-axis alignment, and that the c-axes are aligned in a direction substantially perpendicular to the formation surface or the top surface of the CAAC-OS film.
- On the other hand, when the CAAC-OS film is analyzed by an in-plane method in which an X-ray enters a sample in a direction substantially perpendicular to the c-axis, a peak appears frequently when 2θ is around 56°. This peak is derived from the (110) plane of the InGaZnO4 crystal. Here, analysis (φ scan) is performed under conditions where the sample is rotated around a normal vector of a sample surface as an axis (φ axis) with 2θ fixed at around 56°. In the case where the sample is a single-crystal oxide semiconductor film of InGaZnO4, six peaks appear. The six peaks are derived from crystal planes equivalent to the (110) plane. On the other hand, in the case of a CAAC-OS film, a peak is not clearly observed even when φ scan is performed with 2θ fixed at around 56°.
- According to the above results, in the CAAC-OS film having c-axis alignment, while the directions of a-axes and b-axes are different between crystal parts, the c-axes are aligned in a direction parallel to a normal vector of a formation surface or a normal vector of a top surface. Thus, each metal atom layer arranged in a layered manner observed in the cross-sectional TEM image corresponds to a plane parallel to the a-b plane of the crystal.
- Note that the crystal part is formed concurrently with deposition of the CAAC-OS film or is formed through crystallization treatment such as heat treatment. As described above, the c-axis of the crystal is aligned in a direction parallel to a normal vector of a formation surface or a normal vector of a top surface. Thus, for example, in the case where a shape of the CAAC-OS film is changed by etching or the like, the c-axis might not be necessarily parallel to a normal vector of a formation surface or a normal vector of a top surface of the CAAC-OS film.
- Further, the degree of crystallinity in the CAAC-OS film is not necessarily uniform. For example, in the case where crystal growth leading to the CAAC-OS film occurs from the vicinity of the top surface of the film, the degree of the crystallinity in the vicinity of the top surface is higher than that in the vicinity of the formation surface in some cases. Further, when an impurity is added to the CAAC-OS film, the crystallinity in a region to which the impurity is added is changed, and the degree of crystallinity in the CAAC-OS film varies depending on regions.
- Note that when the CAAC-OS film with an InGaZnO4 crystal is analyzed by an out-of-plane method, a peak of 2θ may also be observed at around 36°, in addition to the peak of 2θ at around 31°. The peak of 2θ at around 36° indicates that a crystal having no c-axis alignment is included in part of the CAAC-OS film. It is preferable that in the CAAC-OS film, a peak of 2θ appear at around 31° and a peak of 2θ do not appear at around 36°.
- In a transistor using the CAAC-OS film, a change in electric characteristics due to irradiation with visible light or ultraviolet light is small. Thus, the transistor has high reliability.
- Note that an oxide semiconductor film may be a stacked film including two or more films of an amorphous oxide semiconductor film, a microcrystalline oxide semiconductor film, and a CAAC-OS film, for example.
- For the deposition of the CAAC-OS film, the following conditions are preferably used.
- By increasing the substrate temperature during the deposition, migration of flat-plate-like sputtered particles which have reached the substrate occurs, so that a flat plane of the flat-plate-like sputtered particles is attached to the substrate. At this time, the sputtered particle is charged positively, whereby sputtered particles are attached to the substrate while repelling each other; thus, the sputtered particles do not overlap with each other randomly, and a CAAC-OS film with a uniform thickness can be deposited. Specifically, the substrate temperature during the deposition is preferably higher than or equal to 100° C. and lower than or equal to 740° C., more preferably higher than or equal to 200° C. and lower than or equal to 500° C.
- By reducing the amount of impurities entering the CAAC-OS film during the deposition, the crystal state can be prevented from being broken by the impurities. For example, the concentration of impurities (e.g., hydrogen, water, carbon dioxide, or nitrogen) which exist in the deposition chamber may be reduced. Furthermore, the concentration of impurities in a deposition gas may be reduced. Specifically, a deposition gas whose dew point is −80° C. or lower, preferably −100° C. or lower is used.
- Furthermore, it is preferable that the proportion of oxygen in the deposition gas be increased and the power be optimized in order to reduce plasma damage at the deposition. The proportion of oxygen in the deposition gas is 30 vol % or higher, preferably 100 vol %.
- After the CAAC-OS film is deposited, heat treatment may be performed. The temperature of the heat treatment is higher than or equal to 100° C. and lower than or equal to 740° C., preferably higher than or equal to 200° C. and lower than or equal to 500° C. Further, the heat treatment is performed for 1 minute to 24 hours, preferably 6 minutes to 4 hours. Further, the heat treatment may be performed in an inert atmosphere or an oxidation atmosphere. It is preferable to perform heat treatment in an inert atmosphere and then to perform heat treatment in an oxidation atmosphere. The heat treatment in an inert atmosphere can reduce the concentration of impurities in the CAAC-OS film for a short time. At the same time, the heat treatment in an inert atmosphere may generate oxygen vacancies in the CAAC-OS film. In this case, the heat treatment in an oxidation atmosphere can reduce the oxygen vacancies. The heat treatment can further increase the crystallinity of the CAAC-OS film. Note that the heat treatment may be performed under a reduced pressure, such as 1000 Pa or lower, 100 Pa or lower, 10 Pa or lower, or 1 Pa or lower. The heat treatment under the reduced pressure can reduce the concentration of impurities in the CAAC-OS film for a shorter time.
- The
oxide semiconductor film 311 contains one or more kinds of elements contained in theoxide semiconductor film 312. The energy at the bottom of the conduction band of theoxide semiconductor film 311 is located closer to the vacuum level than that of theoxide semiconductor film 312 by 0.05 eV or more, 0.07 eV or more, 0.1 eV or more, or 0.15 eV or more and 2 eV or less, 1 eV or less, 0.5 eV or less, or 0.4 eV or less. Note that theoxide semiconductor film 312 preferably contains at least indium in order that the carrier mobility is high. When an electric field is applied to the gate electrode (the scan line 110) of the transistor at this time, a channel is formed in theoxide semiconductor film 312 of thesemiconductor layer 120, whose energy at the bottom of the conduction band is low. That is, theoxide semiconductor film 311 is formed between theoxide semiconductor film 312 and the gate insulating film (the insulating film 131), whereby a channel of the transistor can be formed in theoxide semiconductor film 312 which is not in contact with the insulatingfilm 131. Further, since theoxide semiconductor film 311 contains one or more kinds of elements contained in theoxide semiconductor film 312, interface scattering is unlikely to occur at the interface between theoxide semiconductor film 312 and theoxide semiconductor film 311. Thus, the transistor can have high field-effect mobility because the movement of carriers is not hindered at the interface. - The
oxide semiconductor film 311 may be, for example, an oxide film containing aluminum, silicon, titanium, gallium, germanium, yttrium, zirconium, tin, lanthanum, cerium, or hafnium at a higher atomic ratio than theoxide semiconductor film 312. Specifically, as theoxide semiconductor film 311, an oxide film containing the above element in an atomic ratio 1.5 times or more, preferably twice or more, more preferably three times or more that in theoxide semiconductor film 312 is used. The above element is strongly bonded to oxygen and thus has a function of suppressing generation of an oxygen vacancy in the oxide film. That is, an oxygen vacancy is more unlikely to be generated in theoxide semiconductor film 311 than in theoxide semiconductor film 312. - Alternatively, when each of the
oxide semiconductor film 311 and theoxide semiconductor film 312 is an In-M-Zn oxide and theoxide semiconductor film 311 and theoxide semiconductor film 312 contain In, M, and Zn in an atomic ratio of x1:y1:z1 and an atomic ratio of x2:y2:z2 respectively, y1/x1 needs to be larger than y2/x2. Note that the element M is a metal element whose bonding strength to oxygen is larger than that of In, and Al, Ti, Ga, Y, Zr, Sn, La, Ce, Nd, and Hf can be given as examples. Preferably, theoxide semiconductor film 311 and theoxide semiconductor film 312 in which y1/x1 is 1.5 times or more as large as y2/x2 are selected. More preferably, theoxide semiconductor film 311 and theoxide semiconductor film 312 in which y1/x1 is twice or more as large as y2/x2 are selected. Still more preferably, theoxide semiconductor film 311 and theoxide semiconductor film 312 in which y1/x1 is three times or more as large as y2/x2 are selected. - The thickness of the
oxide semiconductor film 311 is greater than or equal to 3 nm and less than or equal to 100 nm, preferably greater than or equal to 3 nm and less than or equal to 50 nm. The thickness of theoxide semiconductor film 312 is greater than or equal to 3 nm and less than or equal to 200 nm, preferably greater than or equal to 3 nm and less than or equal to 100 nm, more preferably greater than or equal to 3 nm and less than or equal to 50 nm. - The
oxide semiconductor film 313 is an oxide film which contains one or more kinds of elements contained in theoxide semiconductor film 312. The energy at the bottom of the conduction band of theoxide semiconductor film 313 is located closer to the vacuum level than that of theoxide semiconductor film 312 by 0.05 eV or more, 0.07 eV or more, 0.1 eV or more, or 0.15 eV or more and 2 eV or less, 1 eV or less, 0.5 eV or less, or 0.4 eV or less. Since theoxide semiconductor film 313 contains one or more kinds of elements contained in theoxide semiconductor film 312, an interface state is unlikely to be formed at the interface between theoxide semiconductor film 312 and theoxide semiconductor film 313. When the interface has an interface state, in some cases, a second transistor in which the interface serves as a channel and which has a different threshold voltage is formed; accordingly, the apparent threshold voltage of the transistor is changed. Thus, with theoxide semiconductor film 313, fluctuation in electric characteristics of the transistors, such as a threshold voltage, can be reduced. - The
oxide semiconductor film 313 may be, for example, an oxide film containing aluminum, silicon, titanium, gallium, germanium, yttrium, zirconium, tin, lanthanum, cerium, or hafnium at a higher atomic ratio than theoxide semiconductor film 312. Specifically, as theoxide semiconductor film 313, an oxide film containing the above element in an atomic ratio 1.5 times or more, preferably twice or more, more preferably three times or more that in theoxide semiconductor film 312 is used. The above element is strongly bonded to oxygen and thus has a function of suppressing generation of an oxygen vacancy in the oxide film. That is, an oxygen vacancy is more unlikely to be generated in theoxide semiconductor film 313 than in theoxide semiconductor film 312. - Further alternatively, when each of the
oxide semiconductor film 312 and theoxide semiconductor film 313 is an In-M-Zn oxide and theoxide semiconductor film 312 and theoxide semiconductor film 313 contain In, M, and Zn in an atomic ratio of x2:y2:z2 and an atomic ratio of x3:y3:z3 respectively, y3/x3 needs to be larger than y2/x2. Note that the element M is a metal element whose bonding strength to oxygen is larger than that of In, and Al, Ti, Ga, Y, Zr, Sn, La, Ce, Nd, and Hf can be given as examples. Preferably, theoxide semiconductor film 312 and theoxide semiconductor film 313 in which y3/x3 is 1.5 times or more as large as y2/x2 are selected. More preferably, theoxide semiconductor film 312 and theoxide semiconductor film 313 in which y3/x3 is twice or more as large as y2/x2 are selected. Still more preferably, theoxide semiconductor film 312 and theoxide semiconductor film 313 in which y3/x3 is three times or more as large as y2/x2 are selected. Here, in theoxide semiconductor film 312, y2 is preferably larger than or equal to x2 because the transistor can have stable electric characteristics. However, when y2 is three times or more as large as x2, the field-effect mobility of the transistor is reduced; accordingly, y2 is preferably greater than or equal to x2 and smaller than three times x2. - The thickness of the
oxide semiconductor film 313 is greater than or equal to 3 nm and less than or equal to 100 nm, preferably greater than or equal to 3 nm and less than or equal to 50 nm. - In the
semiconductor layer 120 having a three-layer structure, theoxide semiconductor films 311 to 313 each are crystalline or a structure in which no clear crystal part can be seen in a TEM image. It is preferable that theoxide semiconductor film 311 be a structure in which no clear crystal part can be seen in a TEM image, theoxide semiconductor film 312 be crystalline, and theoxide semiconductor film 313 be crystalline or a structure in which no clear crystal part can be seen in a TEM image. When theoxide semiconductor film 312 in which a channel is formed is crystalline, the transistor can have stable electric characteristics. - Note that a channel formation region refers to a region of a semiconductor layer of a transistor, which overlaps with a gate electrode and which is between a source electrode and a drain electrode. Further, a channel refers to a region through which current mainly flows in the channel formation region.
- Here, an In—Ga—Zn oxide film formed by a sputtering method is used as each of the
oxide semiconductor films 311 to 313. - For deposition of the
oxide semiconductor films - Alternatively, the CAAC-OS film is used as the
oxide semiconductor film 312. Thus, a sputtering target of an In—Ga—Zn oxide (In:Ga:Zn=1:1:1 [atomic ratio]) which is polycrystalline is preferably used for the deposition. The deposition conditions can be as follows: an argon gas (flow rate: 30 sccm) and an oxygen gas (flow rate: 15 sccm) are used as the deposition gas; the pressure is 0.4 Pa; the substrate temperature is 300° C.; and the DC power is 0.5 kW. - This embodiment can be implemented in combination with any of the other embodiments as appropriate.
- The
liquid crystal panel 10 inFIG. 1 provided with a touch sensor (contact detector) can function as a touch panel. - In this embodiment, a touch panel is described with reference to
FIG. 10 ,FIG. 11 , andFIGS. 12A and 12B . -
FIG. 10 is a cross-sectional view illustrating a structure example of atouch panel 400 using theliquid crystal panel 10. Thetouch panel 400 includes a capacitive sensor as a touch sensor. Apolarizing plate 411 is attached to the outer side of thesubstrate 100, and apolarizing plate 412 is attached to the inner side of thesubstrate 200. Note that thepolarizing plate 412 may be provided on the outer side of thesubstrate 200. - A
common electrode 421 over thesubstrate 100 serves as a common electrode of a pixel and an electrode of a capacitor in the touch sensor. Anelectrode 422 is provided on the outer side of thesubstrate 200. In the case where thepolarizing plate 412 is provided on the outer side of thesubstrate 200, theelectrode 422 may be provided between thesubstrate 200 and thepolarizing plate 412. Theelectrode 422 serves as an electrode of a capacitor in the touch sensor. Further, since theliquid crystal panel 10 has a pixel structure of an FFS-mode, a conductive film is not formed on thesubstrate 200 side; thus, theelectrode 422 functions as an antistatic conductor for thesubstrate 200. - The touch sensor of the
touch panel 400 is described with reference toFIG. 11 andFIGS. 12A and 12B .FIG. 11 is a plan view illustrating a structure example of thecommon electrode 421 and theelectrode 422 of thetouch panel 400,FIG. 12A is a cross-sectional view taken along line C1-C2 inFIG. 11 , andFIG. 12B is a plan view of aregion 240 inFIG. 11 . - The
common electrode 421 and theelectrode 422 each have a stripe shape and are provided so as to be perpendicular to each other on a plane. A plurality ofpixels 31 are provided in theregion 240 where thecommon electrode 421 and theelectrode 422 intersect with each other. Although thepixel electrode 116 is provided between thecommon electrode 421 and theelectrode 422, thecommon electrode 421 may be provided between thepixel electrode 116 and theelectrode 422. Eachcommon electrode 421 is connected to anFPC 461 through alead wiring 431, and eachelectrode 422 is connected to anFPC 462 attached to thesubstrate 200 through alead wiring 432. - Capacitance of the touch sensor is formed in the region where the
common electrode 421 and theelectrode 422 intersect with each other. In the capacitor including thecommon electrode 421 and theelectrode 422 as a pair of electrodes, thecommon electrode 421 is an electrode for supplying a potential to the capacitor. Theelectrode 422 is an electrode for obtaining current flowing through the capacitor. - Operations of the
touch panel 400 can be broadly classified into two operations: a display operation of inputting an image signal to thepixel 31 and a sensing operation of detecting contact. In the display operation, the potential of thecommon electrode 421 is fixed at a low level. During a sensing period, pulse signals are sequentially applied to thecommon electrodes 421 and thus, the potentials of the common electrodes are set at a high level. At this time, when a finger touches thetouch panel 400, capacitance due to the finger is applied to the capacitor of the touch sensor; thus, current flowing through the capacitor is changed, so that the potential of theelectrode 422 is changed. Theelectrodes 422 are sequentially scanned and a change in the potential of theelectrode 422 is detected, so that a position which is touched by the finger is detected. - As described above, when the touch panel is formed using the
liquid crystal panel 10, the common electrode of the pixel originally provided in the FFS-modeliquid crystal panel 10 can be used as one of electrodes forming capacitance of thetouch panel 400; thus, a touch panel that is thin and lightweight and has high display quality can be provided. - Although in
FIG. 10 ,FIG. 11 , andFIGS. 12A and 12B , the so-called in-cell touch panel 400 in which thecommon electrode 421 of theliquid crystal panel 10 functions as an electrode of a touch sensor is described as an example, an on-cell touch panel in which an electrode of a touch sensor and thecommon electrode 421 are separately provided is also included in one embodiment of the present invention. -
FIG. 24 andFIG. 25 illustrate an example of a touch sensor which is included in an on-cell touch panel.FIG. 24 corresponds to a perspective view of a plurality ofelectrodes 451 and a plurality ofelectrodes 452, andFIG. 25 corresponds to a plan view of the plurality ofelectrodes 451 and the plurality ofelectrodes 452. The touch sensor illustrated inFIG. 24 andFIG. 25 includes the plurality ofelectrodes 451 arranged in an X-axis direction and the plurality ofelectrodes 452 arranged in a Y-axis direction which intersects with the X-axis direction. - The plurality of
electrodes 451 and the plurality ofelectrodes 452 each have a shape in which a plurality of rectangular conductive films are connected to each other. In atouch sensor 450, the plurality ofelectrodes 451 and the plurality ofelectrodes 452 are provided so that the positions of the rectangular conductive films of theelectrodes 451 are different from those of the rectangular conductive films of theelectrodes 452. In the portion where theelectrode 451 and theelectrode 452 intersect with each other, an insulating film is provided between theelectrode 451 and theelectrode 452 so that theelectrode 451 and theelectrode 452 are not in contact with each other. -
FIG. 26 illustrates an example of a cross-sectional view of a portion where theelectrode 451 and theelectrode 452 intersect with each other of thetouch sensor 450. InFIG. 26 , theelectrode 451 includesconductive films 451 a to 451 d. Further, theconductive film 451 a, theconductive film 451 c, theconductive film 451 d, and theelectrode 452 are formed on the same insulating surface, and an insulatingfilm 453 is provided over theconductive film 451 a, theconductive film 451 c, theconductive film 451 d, and theelectrode 452. Theconductive film 451 b is provided over the insulatingfilm 453 so as to straddle theelectrode 452 and is connected to theconductive film 451 a and theconductive film 451 c in an opening portion provided in the insulatingfilm 453. With the above structure, theelectrode 451 including theconductive films 451 a to 451 d can intersect with theelectrode 452 without being in contact with theelectrode 452. - The
electrode 451 and theelectrode 452 can be formed using conductive materials having a property of transmitting visible light, such as indium tin oxide including silicon oxide (ITSO), indium tin oxide (ITO), zinc oxide (ZnO), indium zinc oxide (IZO), and zinc oxide to which gallium is added (GZO), for example. Note that in the case where theconductive film 451 d is a lead wiring, theconductive film 451 d is not necessarily formed using a conductive material having a property of transmitting visible light. -
FIG. 27 is a circuit diagram of a portion where theelectrode 451 and theelectrode 452 intersect with each other. As illustrated inFIG. 27 , acapacitor 454 is formed in the portion where theelectrode 451 and theelectrode 452 intersect with each other. -
FIG. 28 illustrates a mask pattern of an actually designed touch sensor. - By adding the
touch sensor 450 having the above-described structure to a liquid crystal panel, a touch panel can be formed. - In this embodiment, a driving method for reducing power consumption of a liquid crystal display device is described. By the driving method in this embodiment, power consumption of a liquid crystal display device including an oxide semiconductor transistor in a pixel can be further reduced. Reduction in power consumption of the liquid crystal display device is described with reference to
FIG. 13 ,FIG. 14 , andFIG. 15 . -
FIG. 13 is a block diagram illustrating a structure example of a liquid crystal display device in this embodiment. As illustrated inFIG. 13 , a liquidcrystal display device 500 includes aliquid crystal panel 501 and acontrol circuit 510. Theliquid crystal panel 501 corresponds to theliquid crystal panel 10 inFIG. 1 . - An image signal (Video), which is digital data, and a synchronization signal (SYNC) for controlling rewriting of a screen of the
liquid crystal panel 501 are input to the liquidcrystal display device 500. Examples of a synchronization signal include a horizontal synchronization signal (Hsync), a vertical synchronization signal (Vsync), and a reference clock signal (CLK). - The
liquid crystal panel 501 includes adisplay portion 530, a scanline driver circuit 540, and a dataline driver circuit 550. Thedisplay portion 530 includes a plurality ofpixels 531. Thepixels 531 in the same row are connected to the scanline driver circuit 540 through acommon scan line 541, and thepixels 531 in the same column are connected to the dataline driver circuit 550 through acommon data line 551. - A high power supply voltage (VDD) and a low power supply voltage (VSS), which serve as power supply voltages, and a common voltage (Vcom) are supplied to the
liquid crystal panel 501. The common voltage (hereinafter referred to as Vcom) is supplied to eachpixel 531 in thedisplay portion 530. - The data
line driver circuit 550 processes an input image signal to generate a data signal, and outputs the data signal to thedata line 551. The scanline driver circuit 540 outputs, to thescan line 541, a scan signal for selecting thepixel 531 into which a data signal is to be written. - The
pixel 531 includes a switching element whose electrical connection to thedata line 551 is controlled by a scan signal. When the switching element is turned on, a data signal is written into thepixel 531 through thedata line 551. - The
control circuit 510 controls the whole liquidcrystal display device 500 and includes a circuit which generates control signals for circuits included in the liquidcrystal display device 500. - The
control circuit 510 includes a control signal generation circuit which generates control signals for the scanline driver circuit 540 and the dataline driver circuit 550 on the basis of the synchronization signal (SYNC). Examples of a control signal for the scanline driver circuit 540 include a start pulse (GSP) and a clock signal (GCLK). Examples of a control signal for the dataline driver circuit 550 include a start pulse (SSP) and a clock signal (SCLK). For example, thecontrol circuit 510 generates a plurality of clock signals with the same cycle and shifted phases as the clock signals (GCLK and SCLK). - Further, the
control circuit 510 controls output of an image signal (Video), which is input from the outside of the liquidcrystal display device 500, to the dataline driver circuit 550. - The data
line driver circuit 550 includes a digital/analog conversion circuit 552 (hereinafter referred to as D-A conversion circuit 552). TheD-A conversion circuit 552 converts an image signal to an analog signal, thereby generating a data signal. - Note that in the case where an image signal input to the liquid
crystal display device 500 is an analog signal, the image signal is converted to a digital signal in thecontrol circuit 510 and output to theliquid crystal panel 501. - An image signal is image data for each frame. The
control circuit 510 has a function of performing image processing on the image signal and controlling output of the image signal to the dataline driver circuit 550 on the basis of data obtained by the processing. For that function, thecontrol circuit 510 includes amotion detection portion 511 which performs image processing on the image signal to detect motion in the image data for each frame. Thecontrol circuit 510 stops output of an image signal to the dataline driver circuit 550 when themotion detection portion 511 determines that there is no motion, and restarts the output of an image signal when themotion detection portion 511 determines that there is motion. - There is no particular limitation on the image processing for detecting motion which is performed in the
motion detection portion 511. An example of a method for detecting motion is to obtain difference data from image data for two consecutive frames. It can be determined whether there is motion or not from the obtained difference data. Another example of the method is to detect a motion vector. - In addition, the liquid
crystal display device 500 may be provided with an image signal correction circuit which corrects an input image signal. For example, an image signal is corrected such that a voltage higher than a voltage corresponding to the gray level of the image signal is written into thepixel 531. Such correction can shorten the response time of the liquid crystal element 536. A method in which thecontrol circuit 510 is driven with an image signal corrected in this manner is referred to as overdriving. In the case of performing high frame rate driving in which the liquidcrystal display device 500 is driven at an integral multiple of the frame frequency of an image signal, image data for interpolation between two frames or image data for performing black display between two frames may be generated in thecontrol circuit 510. - The operation of the liquid
crystal display device 500 for displaying an image with motion, such as a moving image, and an image without motion, such as a still image, is described below using a timing chart inFIG. 15 .FIG. 15 shows the signal waveforms of a vertical synchronization signal (Vsync) and a data signal (Vdata) output to thedata line 551 from the dataline driver circuit 550. -
FIG. 15 is a timing chart of the liquidcrystal display device 500 during 3m frame periods. Here, there is motion in image data in the first k frame periods and the last j frame periods and there is no motion in image data in the other frame periods. Note that k and j are each an integer greater than or equal to 1 and less than or equal to m−2. - In the first k frame periods, the
motion detection portion 511 determines that there is motion in image data for each frame. Thecontrol circuit 510 outputs data signals (Vdata) to thedata line 551 on the basis of the result of determination by themotion detection portion 511. - The
motion detection portion 511 performs image processing for detecting motion and determines that there is no motion in image data for the (k+1)-th frame. Then, thecontrol circuit 510 stops output of image signals (Video) to the dataline driver circuit 550 in the (k+1)-th frame period on the basis of the result of determination by themotion detection portion 511. Thus, output of data signals (Vdata) from the dataline driver circuit 550 to thedata line 551 is stopped. Further, thecontrol circuit 510 stops output of control signals (e.g., a start pulse signal and a clock signal) to the scanline driver circuit 540 and the dataline driver circuit 550 in order to stop rewriting of thedisplay portion 530. Thecontrol circuit 510 does not output an image signal to the dataline driver circuit 550 nor output control signals to the scanline driver circuit 540 and the dataline driver circuit 550, thereby keeping rewriting of thedisplay portion 530 stopped, until themotion detection portion 511 determines that there is motion in image data. - Note that, in this specification, “to stop output of a signal” or “not to output a signal” means to apply voltage which is different from a predetermined voltage for operating a circuit to a wiring for supplying the signal, or to bring the wiring into an electrically floating state.
- When rewriting of the
display portion 530 is stopped, an electric field in one direction is kept applied to the liquid crystal element 536, which might lead to deterioration of liquid crystal in the liquid crystal element 536. In order to avoid such a problem, it is preferable that signals be supplied to the scanline driver circuit 540 and the dataline driver circuit 550 from thecontrol circuit 510 and data signals with an inverted polarity be written into thedata line 551 at predetermined timings to invert the direction of the electric field applied to the liquid crystal element 536, regardless of the result of determination by themotion detection portion 511. - Note that the polarity of a data signal input to the
data line 551 is determined based on Vcom. The polarity is positive when the voltage of the data signal is higher than Vcom, and is negative when the voltage of the data signal is lower than Vcom. - Specifically, as shown in
FIG. 15 , in the (m+1)-th frame period, thecontrol circuit 510 outputs control signals to the scanline driver circuit 540 and the dataline driver circuit 550 and outputs an image signal (Video) to the dataline driver circuit 550. The dataline driver circuit 550 outputs a data signal (Vdata) with a polarity opposite to that of a data signal (Vdata) output to thedata line 551 in the k-th frame period to thedata line 551. In this manner, a data signal (Vdata) with an inverted polarity is written into thedata line 551 in the (m+1)-th frame period and in the (2m+1)-th frame period, which are periods in which no motion is detected in image data. Rewriting of thedisplay portion 530 is intermittently performed in periods in which there is no change in image data; thus, it is possible to reduce power consumption due to rewriting and prevent deterioration of the liquid crystal element 536. - When the
motion detection portion 511 determines that there is motion in image data for any frame after the (2m+1)-th frame, thecontrol circuit 510 controls the scanline driver circuit 540 and the dataline driver circuit 550 to perform rewriting of thedisplay portion 530. - As described above, with the driving method in
FIG. 15 , the polarity of a data signal (Vdata) is inverted every m frame periods regardless of whether there is motion in image data (Video) or not. Meanwhile, thedisplay portion 530 is rewritten every frame in periods in which an image with motion is displayed and is rewritten every m frames in periods in which an image without motion is displayed. Consequently, power consumed owing to rewriting of the display portion can be reduced. This can prevent an increase in power consumption due to an increase in driving frequency and the number of pixels. - As described above, in the liquid
crystal display device 500, the method for driving the liquid crystal display device is switched depending on a moving image display mode or a still image display mode; thus, it is possible to provide a liquid crystal display device with low power consumption while preventing deterioration of liquid crystal and maintaining display quality. - Note that, in order to prevent deterioration of the liquid crystal, the interval between polarity inversions of data signals (here, m frame periods) is set to two seconds or shorter, preferably one second or shorter.
- Although the detection of motion in image data is performed in the
motion detection portion 511 in thecontrol circuit 510, the detection of motion is not necessarily performed only in themotion detection portion 511. Data on whether there is motion or not may be input to thecontrol circuit 510 from the outside of the liquidcrystal display device 500. - Determination that there is no motion in image data is not always based on image data for two consecutive frames; the number of frames required for the determination may be set as appropriate depending on the usage mode of the liquid
crystal display device 500. For example, rewriting of thedisplay portion 530 may be stopped when there is no motion in image data for m consecutive frames. - In the case where a still image is displayed by rewriting the same image plural times, visible switching of the images may cause fatigue of the human eye. In the liquid crystal display device in this embodiment, the frequency of rewriting image data is reduced, which is effective in reducing eyestrain.
- A liquid crystal display device of one embodiment of the present invention can consume less power. Thus, in the case of a portable electronic device that does not always receive power easily, such as a portable information terminal or a portable game machine, the use of the liquid crystal display device of one embodiment of the present invention is preferable because long continuous operating time can be secured.
- The liquid crystal display device of one embodiment of the present invention can be used for display devices, personal computers, or image reproducing devices provided with recording media (typically, devices that reproduce the content of recording media such as digital versatile discs (DVDs) and have displays for displaying the reproduced images). Further, as electronic devices that can include the liquid crystal display device of one embodiment of the present invention, cellular phones, game machines (including portable game machines), personal digital assistants, e-book readers, cameras such as video cameras and digital still cameras, goggle-type displays (head mounted displays), navigation systems, audio reproducing devices (e.g., car audio systems and digital audio players), copiers, facsimiles, printers, multifunction printers, automated teller machines (ATMs), vending machines, and the like can be given.
FIGS. 16A to 16E illustrate specific examples of these electronic devices. -
FIG. 16A illustrates a portable game machine, which includes ahousing 5001, ahousing 5002, adisplay portion 5003, adisplay portion 5004, amicrophone 5005,speakers 5006, anoperation key 5007, astylus 5008, and the like. It is possible to use the liquid crystal display device of one embodiment of the present invention as thedisplay portion FIG. 16A has the twodisplay portions -
FIG. 16B illustrates a display device, which includes ahousing 5201, adisplay portion 5202, asupport 5203, and the like. It is possible to use the liquid crystal display device of one embodiment of the present invention as thedisplay portion 5202. Note that the display device means all display devices for displaying information, such as display devices for personal computers, for receiving TV broadcast, and for displaying advertisements. -
FIG. 16C illustrates a laptop, which includes ahousing 5401, adisplay portion 5402, akeyboard 5403, apointing device 5404, and the like. It is possible to use the liquid crystal display device of one embodiment of the present invention as thedisplay portion 5402. -
FIG. 16D illustrates a personal digital assistant, which includes afirst housing 5601, asecond housing 5602, afirst display portion 5603, asecond display portion 5604, a joint 5605, anoperation key 5606, and the like. Thefirst display portion 5603 is provided in thefirst housing 5601, and thesecond display portion 5604 is provided in thesecond housing 5602. Thefirst housing 5601 and thesecond housing 5602 are connected to each other with the joint 5605, and an angle between thefirst housing 5601 and thesecond housing 5602 can be changed with the joint 5605. An image on thefirst display portion 5603 may be switched depending on the angle between thefirst housing 5601 and thesecond housing 5602 at the joint 5605. A liquid crystal display device with a position input function may be used as at least one of thefirst display portion 5603 and thesecond display portion 5604. Note that the position input function can be added by provision of a touch panel in a liquid crystal display device. Alternatively, the position input function can be added by provision of a photoelectric conversion element called a photosensor in a pixel portion of a liquid crystal display device. It is possible to use the liquid crystal display device of one embodiment of the present invention as thefirst display portion 5603 or thesecond display portion 5604. -
FIG. 16E illustrates a video camera, which includes afirst housing 5801, asecond housing 5802, adisplay portion 5803,operation keys 5804, alens 5805, a joint 5806, and the like. Theoperation keys 5804 and thelens 5805 are provided in thefirst housing 5801, and thedisplay portion 5803 is provided in thesecond housing 5802. Thefirst housing 5801 and thesecond housing 5802 are connected to each other with the joint 5806, and an angle between thefirst housing 5801 and thesecond housing 5802 can be changed with the joint 5806. An image on thedisplay portion 5803 may be switched depending on the angle between thefirst housing 5801 and thesecond housing 5802 at the joint 5806. It is possible to use the liquid crystal display device of one embodiment of the present invention as thedisplay portion 5803. -
FIG. 30 illustrates a cellular phone, and adisplay portion 6502, amicrophone 6503, aspeaker 6506, acamera 6507, anexternal connection portion 6504, anoperation button 6505 a, and anoperation button 6505 b are provided in ahousing 6501. It is possible to use the liquid crystal display device or the touch panel of one embodiment of the present invention as thedisplay portion 6502. Since the liquid crystal display device or the touch panel of one embodiment of the present invention is provided over a flexible substrate, it can be applied to thedisplay portion 6502 having a curved surface as illustrated inFIG. 30 . -
FIG. 31 illustrates a cellular phone, and adisplay portion 6002, amicrophone 6007, aspeaker 6004, acamera 6003, anexternal connection portion 6006, and anoperation button 6005 are provided in ahousing 6001. It is possible to use the liquid crystal display device or the touch panel of one embodiment of the present invention as thedisplay portion 6002. Since the liquid crystal display device or the touch panel of one embodiment of the present invention is provided over a flexible substrate, it can be applied to thedisplay portion 6002 having a curved surface, which is illustrated inFIG. 31 . - This embodiment can be implemented in combination with any of the other embodiments as appropriate.
- Effects of the drying treatment and the atmosphere control in the cell process as described in
Embodiment 1 are described. In order to confirm the effects, results of examining the amount of moisture released from a circuit board used for a liquid crystal panel by thermal desorption spectroscopy (TDS) are described below. - First, seven circuit boards A to G which were used for the TDS are described.
- The circuit boards A to D were totally formed in the same process up to and including formation of the alignment film. Further, in each of the circuit boards A to D, a 3-μm-thick organic resin film including an acrylic resin is formed between a transistor and a pixel electrode. The circuit board A was not subjected to heat treatment after formation of the alignment film. The circuit board B was subjected to heat treatment at 160° C. for one hour in a vacuum atmosphere of about 10−4 Pa after formation of the alignment film. The circuit board C was subjected to heat treatment at 150° C. for six hours in an air atmosphere after formation of the alignment film. The circuit board D was subjected to heat treatment at 160° C. for one hour in a vacuum atmosphere of about 10−4 Pa and then was exposed to an air atmosphere for ten minutes.
- The circuit boards E to G were totally formed in the same process up to and including formation of the alignment film. The circuit boards E to G each have a structure in which an organic resin film including an acrylic resin is not provided between a transistor and a pixel electrode and a pixel electrode is provided over an inorganic insulating film that covers the transistor. The circuit board E was not subjected to heat treatment after formation of the alignment film. The circuit board F was subjected to heat treatment at 160° C. for one hour in a vacuum atmosphere of about 10−4 Pa after formation of the alignment film. The circuit board G was subjected to heat treatment at 150° C. for six hours in an air atmosphere after formation of the alignment film.
- In the TDS, the temperature of each board was raised from 60° C. to 230° C. at a speed of 20° C. per minute and the number of released gas molecules having a mass-to-charge ratio (m/z) of 18 was measured. Note that it is expected that the gas molecules having a mass-to-charge ratio (m/z) of 18 mainly include water. Further, an atmospheric pressure at the beginning of the measurement in a measurement chamber in which the circuit board was placed was 1.2×10−7 Pa.
-
FIG. 17 shows the intensities of gas molecules having a mass-to-charge ratio (m/z) of 18 and being released from each of the circuit boards A to D, which were obtained by TDS. - The circuit board A which was not subjected to heat treatment has a peak showing release of water at a substrate temperature around 90° C. On the other hand, unlike the circuit board A, the circuit board B which was subjected to heat treatment in a vacuum atmosphere does not have a peak showing release of water at a substrate temperature around 90° C.
- When the circuit board B which was subjected to heat treatment in a vacuum atmosphere is compared with the circuit board C which was subjected to heat treatment in an air atmosphere, the circuit board B has higher intensity showing release of water than the circuit board C at substrate temperatures of 160° C. or less. Thus, it is expected that the amount of water included in each film included in the circuit board B which was subjected to heat treatment in a vacuum atmosphere is smaller than that in the circuit board C which was subjected to heat treatment in an air atmosphere.
- Further, the circuit board D which was exposed to an air atmosphere after heat treatment in a vacuum atmosphere has a peak showing release of water at a substrate temperature around 80° C. When the circuit board B which was subjected to heat treatment in a vacuum atmosphere is compared with the circuit board D which was exposed to an air atmosphere after the heat treatment in a vacuum atmosphere, it is expected that the amount of water included in each film included in the circuit board D is larger than that in the circuit board B.
- Further,
FIG. 18 shows the intensities of gas molecules having a mass-to-charge ratio (m/z) of 18 and being released from each of the circuit boards E to G, which were obtained by TDS. - When the intensity of the circuit board A including the organic resin film, which is shown in
FIG. 17 , is compared with that of the circuit board E not including the organic resin film, which is shown inFIG. 18 , it is found that the intensity of the circuit board A is higher than that of the circuit board E in all the temperature ranges. Thus, as for the circuit boards A and E each of which was not subjected to heat treatment after formation of the alignment film, it can be considered that more water is released from the circuit board A including the organic resin film and that difference in the amount of released water is caused by water included in the organic resin film. - When the intensity of the circuit board C including the organic resin film, which is shown in
FIG. 17 , is compared with that of the circuit board G not including the organic resin film, which is shown inFIG. 18 , it is found that the intensity of the circuit board C is higher than that of the circuit board F in all the temperature ranges. Thus, as for the circuit boards C and G each of which was subjected to heat treatment in an air atmosphere after formation of the alignment film, it can be considered that more water is released from the circuit board C including the organic resin film and that the difference in the amount of released water is caused by water included in the organic resin film. - Further, when the intensity of the circuit board B including the organic resin film, which is shown in
FIG. 17 , is compared with that of the circuit board F not including the organic resin film, which is shown inFIG. 18 , there are no significant difference in the intensities at temperatures of 100° C. or less, and the intensity of the circuit board B becomes higher when the temperature exceeds 100° C. Thus, as for the circuit boards B and F each of which was subjected to heat treatment in a vacuum atmosphere after formation of the alignment film, it can be considered that more water is released from the circuit board B including the organic resin film and that the difference in the amount of released water is caused by water included in the organic resin film. However, as for the circuit boards B and F each of which was subjected to heat treatment in a vacuum atmosphere, the difference in the amount of released water is smaller than that in the case of the circuit boards A and E and that in the case of the circuit boards C and G. Accordingly, it is considered that water included in the organic resin film is effectively released by heat treatment in a vacuum atmosphere compared with the case where heat treatment is not performed or the case where heat treatment is performed in an air atmosphere. - The above-described results of the TDS show that the liquid crystal panel of one embodiment of the present invention, in which a liquid crystal layer is sealed between substrates without being exposed to the air (e.g., in a nitrogen atmosphere) after heat treatment at 160° C. in a vacuum atmosphere, contains little water in the organic resin film.
- Next, a change in operating margin width of a scan line driver circuit included in the liquid crystal panel over time is described. Liquid crystal panels H and I, whose changes in operating margin width over time were measured, are liquid crystal panels which were totally manufactured in the same process up to and including the step of forming an alignment film in a manner similar to the circuit boards A to D which were used for the TDS. In each of the liquid crystal panels H and I, a scan line driver circuit is formed over the same substrate as a pixel, and a 3 μm-thick organic resin film containing an acrylic resin is formed over a transistor included in the scan line driver circuit.
- The liquid crystal panel H was manufactured in the following manner. After formation of the alignment film on each of substrates, heat treatment was performed at 160° C. for one hour in a vacuum atmosphere of about 10−4 Pa. After that, a sealant was drawn on one of the substrates in a nitrogen atmosphere, a liquid crystal material was dropped in a region surrounded by the sealant, and the substrates were bonded to each other in a vacuum atmosphere. Thus, the liquid crystal panel H in which a liquid crystal layer was sealed between the substrates was manufactured.
- On the other hand, the liquid crystal panel I was manufactured in the following manner. After formation of the alignment film on each of substrates, heat treatment was performed at 150° C. for six hours in an air atmosphere. After that, a sealant was drawn on one of the substrates in an air atmosphere, a liquid crystal material was dropped in a region surrounded by the sealant, and the substrates were bonded to each other in a vacuum atmosphere. Thus, the liquid crystal panel I in which a liquid crystal layer was sealed between the substrates was manufactured.
- An operating margin width (V) of the scan line driver circuit included in each of the liquid crystal panels H and I was examined in such a manner that a start pulse signal and a clock signal were input to sequential circuits of 959 stages included in a shift register of the scan line driver circuit, and a waveform of a signal thereby output from the sequential circuit of the last stage was observed using an oscilloscope.
- As the start pulse signal, a signal having a pulse with a 68.3 μsec width which successively appears, with a frequency of 60 Hz, was used. Further, in each of the clock signal and the start pulse signal, a low voltage GVSS was −14V. The value of a high voltage GVDD where the waveform of a signal output from the sequential circuit of the last stage was disordered when the high voltage GVDD of each of the clock signal and the start pulse signal was gradually decreased from +14 V is defined as a voltage at which malfunction occurs (a malfunction voltage). Further, the difference between +14 V that is the highest voltage GVDD and the malfunction voltage is defined as an operating margin width.
-
FIG. 19 illustrates a change in an operating margin width (V) with respect to an operation time (hour) in the scan line driver circuit included in the liquid crystal panel H. Further,FIG. 20 illustrates a change in an operating margin width (V) with respect to an operation time (hour) in the scan line driver circuit included in the liquid crystal panel I. - From
FIG. 19 andFIG. 20 , the operating margin widths of the liquid crystal panels H and I were the same, about 22 V, at the start of the operation; however, after 220 hours, the operating margin width of the liquid crystal panel H was about 17 V, and the operating margin width of the liquid crystal panel I was about 7 V. Thus, the operating margin width of the liquid crystal panel I was decreased in a shorter time than that of the liquid crystal panel H. Therefore, it is recognized that the amount of shift in the threshold voltage of the transistor included in the scan line driver circuit of the liquid crystal panel H is smaller than that of the liquid crystal panel I. - This application is based on Japanese Patent Application serial no. 2012-227335 filed with Japan Patent Office on Oct. 12, 2012, the entire contents of which are hereby incorporated by reference.
Claims (15)
1. A liquid crystal display device comprising:
a first substrate having flexibility;
a layer over the first substrate, the layer comprising:
a transistor;
an organic resin film over the transistor;
a pixel electrode, a common electrode, and a first insulating film between the pixel electrode and the common electrode over the organic resin film; and
an alignment film over the pixel electrode and the common electrode;
a second substrate having flexibility over the layer; and
a liquid crystal layer sealed between the first substrate and the second substrate with a sealing member,
wherein a channel of the transistor comprises an oxide semiconductor film including a crystal part.
2. A touch panel comprising:
the liquid crystal display device according to claim 1 ; and
a plurality of electrodes having a stripe shape over the second substrate,
wherein the common electrode comprises a region having a stripe shape and is provided to intersect with the plurality of electrodes, and capacitance is formed between the plurality of electrodes and the common electrode, and
wherein contact can be detected on the basis of change in potentials of the plurality of electrodes.
3. The liquid crystal display device according to claim 1 , wherein the oxide semiconductor film comprises In, Ga and Zn.
4. The liquid crystal display device according to claim 1 , further comprising an adhesive between the first substrate and the layer.
5. The liquid crystal display device according to claim 1 , wherein the layer further comprises a second insulating film, wherein the transistor is provided over the second insulating film.
6. A liquid crystal display device comprising:
a first substrate having flexibility;
a layer over the first substrate, the layer comprising:
a transistor;
an organic resin film over the transistor;
a pixel electrode, a common electrode, and a first insulating film between the pixel electrode and the common electrode over the organic resin film; and
an alignment film over the pixel electrode and the common electrode;
a second substrate having flexibility over the layer; and
a liquid crystal layer sealed between the first substrate and the second substrate with a sealing member,
wherein a channel of the transistor comprises an oxide semiconductor film including a crystal part, and
wherein drying treatment is performed on the layer before the liquid crystal layer is sealed between the first substrate and the second substrate, and steps from the drying treatment to sealing of the liquid crystal layer are performed without exposure to the air.
7. A touch panel comprising:
the liquid crystal display device according to claim 6 ; and
a plurality of electrodes having a stripe shape over the second substrate,
wherein the common electrode comprises a region having a stripe shape and is provided to intersect with the plurality of electrodes, and capacitance is formed between the plurality of electrodes and the common electrode, and
wherein contact can be detected on the basis of change in potentials of the plurality of electrodes.
8. The liquid crystal display device according to claim 6 , wherein the oxide semiconductor film comprises In, Ga and Zn.
9. The liquid crystal display device according to claim 6 , further comprising an adhesive between the first substrate and the layer.
10. The liquid crystal display device according to claim 6 , wherein the layer further comprises a second insulating film, wherein the transistor is provided over the second insulating film.
11. A liquid crystal display device comprising:
a first substrate having flexibility;
a layer over the first substrate, the layer comprising:
a transistor;
an organic resin film over the transistor;
a pixel electrode, a common electrode, and a first insulating film between the pixel electrode and the common electrode over the organic resin film; and
an alignment film over the pixel electrode and the common electrode;
a second substrate having flexibility over the layer; and
a liquid crystal layer sealed between the first substrate and the second substrate with a sealing member,
wherein a channel of the transistor comprises an oxide semiconductor film including a crystal part, and
wherein drying treatment is performed on the layer before the liquid crystal layer is sealed between the first substrate and the second substrate, and steps from the drying treatment to sealing of the liquid crystal layer are performed at a dew point of lower than or equal to −60° C.
12. A touch panel comprising:
the liquid crystal display device according to claim 11 ; and
a plurality of electrodes having a stripe shape over the second substrate,
wherein the common electrode comprises a region having a stripe shape and is provided to intersect with the plurality of electrodes, and capacitance is formed between the plurality of electrodes and the common electrode, and
wherein contact can be detected on the basis of change in potentials of the plurality of electrodes.
13. The liquid crystal display device according to claim 11 , wherein the oxide semiconductor film comprises In, Ga and Zn.
14. The liquid crystal display device according to claim 11 , further comprising an adhesive between the first substrate and the layer.
15. The liquid crystal display device according to claim 11 , wherein the layer further comprises a second insulating film, wherein the transistor is provided over the second insulating film.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/437,599 US10007133B2 (en) | 2012-10-12 | 2017-02-21 | Liquid crystal display device and touch panel |
US15/994,059 US10401662B2 (en) | 2012-10-12 | 2018-05-31 | Liquid crystal display device and touch panel |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012227335 | 2012-10-12 | ||
JP2012-227335 | 2012-10-12 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/437,599 Continuation US10007133B2 (en) | 2012-10-12 | 2017-02-21 | Liquid crystal display device and touch panel |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140104508A1 true US20140104508A1 (en) | 2014-04-17 |
Family
ID=50452902
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/050,999 Abandoned US20140104508A1 (en) | 2012-10-12 | 2013-10-10 | Liquid crystal display device and touch panel |
US15/437,599 Expired - Fee Related US10007133B2 (en) | 2012-10-12 | 2017-02-21 | Liquid crystal display device and touch panel |
US15/994,059 Expired - Fee Related US10401662B2 (en) | 2012-10-12 | 2018-05-31 | Liquid crystal display device and touch panel |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/437,599 Expired - Fee Related US10007133B2 (en) | 2012-10-12 | 2017-02-21 | Liquid crystal display device and touch panel |
US15/994,059 Expired - Fee Related US10401662B2 (en) | 2012-10-12 | 2018-05-31 | Liquid crystal display device and touch panel |
Country Status (5)
Country | Link |
---|---|
US (3) | US20140104508A1 (en) |
JP (3) | JP6317905B2 (en) |
KR (1) | KR102156943B1 (en) |
CN (1) | CN103728757A (en) |
TW (1) | TWI681233B (en) |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104951132A (en) * | 2015-06-02 | 2015-09-30 | 业成光电(深圳)有限公司 | Touch display panel structure |
US20150316958A1 (en) * | 2014-05-02 | 2015-11-05 | Semiconductor Energy Laboratory Co., Ltd. | Display device and operation method thereof |
US9500916B2 (en) | 2013-07-25 | 2016-11-22 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and electronic device |
US9564094B2 (en) * | 2014-12-29 | 2017-02-07 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Method and display device for uniform image display |
US9572253B2 (en) | 2013-12-02 | 2017-02-14 | Semiconductor Energy Laboratory Co., Ltd. | Element and formation method of film |
CN107479277A (en) * | 2016-06-08 | 2017-12-15 | 三星显示有限公司 | Display device and its display substrate |
US9847380B2 (en) | 2013-11-27 | 2017-12-19 | Simiconductor Enargy Laboratory Co., Ltd. | Touch panel |
US9952626B2 (en) | 2013-12-20 | 2018-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US10073571B2 (en) | 2014-05-02 | 2018-09-11 | Semiconductor Energy Laboratory Co., Ltd. | Touch sensor and touch panel including capacitor |
US10153550B2 (en) * | 2015-10-15 | 2018-12-11 | Sharp Kabushiki Kaisha | Scanning antenna comprising a liquid crystal layer and method for manufacturing the same |
US10235961B2 (en) | 2015-05-29 | 2019-03-19 | Semiconductor Energy Laboratory Co., Ltd. | Film formation method and element |
US20190214447A1 (en) * | 2018-01-11 | 2019-07-11 | Applied Materials, Inc. | Thin film transistor with small storage capacitor with metal oxide switch |
US10416504B2 (en) | 2013-05-21 | 2019-09-17 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US10558265B2 (en) | 2015-12-11 | 2020-02-11 | Semiconductor Energy Laboratory Co., Ltd. | Input device and system of input device |
US10558092B2 (en) | 2016-03-15 | 2020-02-11 | Semiconductor Energy Laboratory Co., Ltd. | Display device, module, and electronic device |
EP3497549A4 (en) * | 2016-08-15 | 2020-05-13 | Boe Technology Group Co. Ltd. | Touch panel, manufacturing method, and display apparatus |
US10663821B2 (en) | 2015-11-06 | 2020-05-26 | Sharp Kabushiki Kaisha | Display board having insulating films and terminals, and display device including the same |
US10720701B2 (en) * | 2015-10-09 | 2020-07-21 | Sharp Kabushiki Kaisha | Scanning antenna and method for driving same |
US11296132B2 (en) | 2016-04-07 | 2022-04-05 | Semiconductor Energy Laboratory Co., Ltd. | Peeling method and manufacturing method of flexible device |
US11489076B2 (en) | 2016-03-22 | 2022-11-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and display device including the same |
US11698547B2 (en) | 2014-12-02 | 2023-07-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and display device |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110310962A (en) * | 2014-06-13 | 2019-10-08 | 株式会社半导体能源研究所 | Display device |
KR102320514B1 (en) * | 2014-12-30 | 2021-11-02 | 엘지디스플레이 주식회사 | Touch type liquid crsytal display device |
US10139663B2 (en) | 2015-05-29 | 2018-11-27 | Semiconductor Energy Laboratory Co., Ltd. | Input/output device and electronic device |
JP6557601B2 (en) * | 2015-12-29 | 2019-08-07 | 株式会社ジャパンディスプレイ | Display device and method for manufacturing display device |
TWI614556B (en) * | 2016-04-28 | 2018-02-11 | 群創光電股份有限公司 | Transistor substrate and display device manufactured from the transistor substrate |
KR20180047606A (en) * | 2016-10-31 | 2018-05-10 | 엘지디스플레이 주식회사 | Organic Light Emitting Display Device |
CN108346622B (en) * | 2017-01-25 | 2021-02-02 | 京东方科技集团股份有限公司 | Array substrate, preparation method thereof and display panel |
CN107315296A (en) * | 2017-07-24 | 2017-11-03 | 武汉华星光电技术有限公司 | LTPS array base paltes and In-cell touch panel |
CN113671759A (en) * | 2021-08-17 | 2021-11-19 | 深圳市华星光电半导体显示技术有限公司 | Display panel and display device |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7277140B2 (en) * | 2001-11-28 | 2007-10-02 | Sharp Kabushiki Kaisha | Image shifting device, image display, liquid crystal display, and projection image display |
US7453539B2 (en) * | 2004-01-28 | 2008-11-18 | Hitachi Displays, Ltd. | Active matrix type liquid crystal display device having a common line in every other pixel region |
US7511301B2 (en) * | 2003-12-01 | 2009-03-31 | Nec Lcd Technologies, Ltd. | Liquid crystal display unit |
US20100073615A1 (en) * | 2008-09-22 | 2010-03-25 | Hitachi Displays, Ltd. | Liquid crystal display device and fabrication method thereof |
US20100134710A1 (en) * | 2008-12-03 | 2010-06-03 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US8486487B2 (en) * | 2005-02-17 | 2013-07-16 | Konica Minolta Holdings, Inc. | Gas barrier film, gas barrier film manufacturing method, resin substrate for organic electroluminescent device using the aforesaid gas barrier film, and organic electroluminescent device using the aforementioned gas barrier film |
US8860685B2 (en) * | 2009-05-26 | 2014-10-14 | Japan Display West Inc. | Touch sensor, display device, and electronic apparatus |
Family Cites Families (180)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60198861A (en) | 1984-03-23 | 1985-10-08 | Fujitsu Ltd | Thin film transistor |
JPH0244256B2 (en) | 1987-01-28 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN2O5DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPS63210023A (en) | 1987-02-24 | 1988-08-31 | Natl Inst For Res In Inorg Mater | Compound having laminar structure of hexagonal crystal system expressed by ingazn4o7 and its production |
JPH0244258B2 (en) | 1987-02-24 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN3O6DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244260B2 (en) | 1987-02-24 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN5O8DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244262B2 (en) | 1987-02-27 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN6O9DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH0244263B2 (en) | 1987-04-22 | 1990-10-03 | Kagaku Gijutsucho Mukizaishitsu Kenkyushocho | INGAZN7O10DESHIMESARERUROTSUHOSHOKEINOSOJOKOZOOJUSURUKAGOBUTSUOYOBISONOSEIZOHO |
JPH05251705A (en) | 1992-03-04 | 1993-09-28 | Fuji Xerox Co Ltd | Thin-film transistor |
JP3479375B2 (en) | 1995-03-27 | 2003-12-15 | 科学技術振興事業団 | Metal oxide semiconductor device in which a pn junction is formed with a thin film transistor made of a metal oxide semiconductor such as cuprous oxide, and methods for manufacturing the same |
KR100394896B1 (en) | 1995-08-03 | 2003-11-28 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | A semiconductor device including a transparent switching element |
JP3625598B2 (en) | 1995-12-30 | 2005-03-02 | 三星電子株式会社 | Manufacturing method of liquid crystal display device |
KR100269518B1 (en) | 1997-12-29 | 2000-10-16 | 구본준 | Method for fabricating thin film transistor |
JP4170454B2 (en) | 1998-07-24 | 2008-10-22 | Hoya株式会社 | Article having transparent conductive oxide thin film and method for producing the same |
JP2000150861A (en) | 1998-11-16 | 2000-05-30 | Tdk Corp | Oxide thin film |
JP3276930B2 (en) | 1998-11-17 | 2002-04-22 | 科学技術振興事業団 | Transistor and semiconductor device |
TW460731B (en) | 1999-09-03 | 2001-10-21 | Ind Tech Res Inst | Electrode structure and production method of wide viewing angle LCD |
JP2001125108A (en) * | 1999-10-29 | 2001-05-11 | Seiko Epson Corp | Method of manufacturing for alignment layer and method of manufacturing for liquid crystal device |
JP4089858B2 (en) | 2000-09-01 | 2008-05-28 | 国立大学法人東北大学 | Semiconductor device |
KR20020038482A (en) | 2000-11-15 | 2002-05-23 | 모리시타 요이찌 | Thin film transistor array, method for producing the same, and display panel using the same |
JP3997731B2 (en) | 2001-03-19 | 2007-10-24 | 富士ゼロックス株式会社 | Method for forming a crystalline semiconductor thin film on a substrate |
JP2002289859A (en) | 2001-03-23 | 2002-10-04 | Minolta Co Ltd | Thin-film transistor |
JP3925839B2 (en) | 2001-09-10 | 2007-06-06 | シャープ株式会社 | Semiconductor memory device and test method thereof |
JP4090716B2 (en) | 2001-09-10 | 2008-05-28 | 雅司 川崎 | Thin film transistor and matrix display device |
JP4164562B2 (en) | 2002-09-11 | 2008-10-15 | 独立行政法人科学技術振興機構 | Transparent thin film field effect transistor using homologous thin film as active layer |
EP1443130B1 (en) | 2001-11-05 | 2011-09-28 | Japan Science and Technology Agency | Natural superlattice homologous single crystal thin film, method for preparation thereof, and device using said single crystal thin film |
JP4083486B2 (en) | 2002-02-21 | 2008-04-30 | 独立行政法人科学技術振興機構 | Method for producing LnCuO (S, Se, Te) single crystal thin film |
CN1445821A (en) | 2002-03-15 | 2003-10-01 | 三洋电机株式会社 | Forming method of ZnO film and ZnO semiconductor layer, semiconductor element and manufacturing method thereof |
JP3933591B2 (en) | 2002-03-26 | 2007-06-20 | 淳二 城戸 | Organic electroluminescent device |
US7339187B2 (en) | 2002-05-21 | 2008-03-04 | State Of Oregon Acting By And Through The Oregon State Board Of Higher Education On Behalf Of Oregon State University | Transistor structures |
JP2004022625A (en) | 2002-06-13 | 2004-01-22 | Murata Mfg Co Ltd | Manufacturing method of semiconductor device and its manufacturing method |
US7105868B2 (en) | 2002-06-24 | 2006-09-12 | Cermet, Inc. | High-electron mobility transistor with zinc oxide |
US7067843B2 (en) | 2002-10-11 | 2006-06-27 | E. I. Du Pont De Nemours And Company | Transparent oxide semiconductor thin film transistors |
JP4373136B2 (en) * | 2002-10-15 | 2009-11-25 | 芝浦メカトロニクス株式会社 | Substrate assembly method and substrate assembly apparatus |
JP4166105B2 (en) | 2003-03-06 | 2008-10-15 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
JP2004273732A (en) | 2003-03-07 | 2004-09-30 | Sharp Corp | Active matrix substrate and its producing process |
JP4108633B2 (en) | 2003-06-20 | 2008-06-25 | シャープ株式会社 | THIN FILM TRANSISTOR, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE |
US7262463B2 (en) | 2003-07-25 | 2007-08-28 | Hewlett-Packard Development Company, L.P. | Transistor including a deposited channel region having a doped portion |
US7282782B2 (en) | 2004-03-12 | 2007-10-16 | Hewlett-Packard Development Company, L.P. | Combined binary oxide semiconductor device |
EP2413366B1 (en) | 2004-03-12 | 2017-01-11 | Japan Science And Technology Agency | A switching element of LCDs or organic EL displays |
US7145174B2 (en) | 2004-03-12 | 2006-12-05 | Hewlett-Packard Development Company, Lp. | Semiconductor device |
US7297977B2 (en) | 2004-03-12 | 2007-11-20 | Hewlett-Packard Development Company, L.P. | Semiconductor device |
CN1691277B (en) * | 2004-03-26 | 2010-05-26 | 株式会社半导体能源研究所 | Method for manufacturing semiconductor device |
KR101187402B1 (en) | 2004-05-21 | 2012-10-02 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Lighting appliance |
US7211825B2 (en) | 2004-06-14 | 2007-05-01 | Yi-Chi Shih | Indium oxide-based thin film transistors and circuits |
JP2006100760A (en) | 2004-09-02 | 2006-04-13 | Casio Comput Co Ltd | Thin-film transistor and its manufacturing method |
US7285501B2 (en) | 2004-09-17 | 2007-10-23 | Hewlett-Packard Development Company, L.P. | Method of forming a solution processed device |
US7298084B2 (en) | 2004-11-02 | 2007-11-20 | 3M Innovative Properties Company | Methods and displays utilizing integrated zinc oxide row and column drivers in conjunction with organic light emitting diodes |
CN101057338B (en) | 2004-11-10 | 2011-03-16 | 佳能株式会社 | Field effect transistor employing an amorphous oxide |
KR100953596B1 (en) | 2004-11-10 | 2010-04-21 | 캐논 가부시끼가이샤 | Light-emitting device |
CN101057339B (en) | 2004-11-10 | 2012-12-26 | 佳能株式会社 | Amorphous oxide and field effect transistor |
US7829444B2 (en) | 2004-11-10 | 2010-11-09 | Canon Kabushiki Kaisha | Field effect transistor manufacturing method |
JP5126729B2 (en) | 2004-11-10 | 2013-01-23 | キヤノン株式会社 | Image display device |
US7453065B2 (en) | 2004-11-10 | 2008-11-18 | Canon Kabushiki Kaisha | Sensor and image pickup device |
US7791072B2 (en) | 2004-11-10 | 2010-09-07 | Canon Kabushiki Kaisha | Display |
US7863611B2 (en) | 2004-11-10 | 2011-01-04 | Canon Kabushiki Kaisha | Integrated circuits utilizing amorphous oxides |
US7579224B2 (en) | 2005-01-21 | 2009-08-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a thin film semiconductor device |
TWI569441B (en) | 2005-01-28 | 2017-02-01 | 半導體能源研究所股份有限公司 | Semiconductor device, electronic device, and method of manufacturing semiconductor device |
TWI472037B (en) | 2005-01-28 | 2015-02-01 | Semiconductor Energy Lab | Semiconductor device, electronic device, and method of manufacturing semiconductor device |
US7858451B2 (en) | 2005-02-03 | 2010-12-28 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device, semiconductor device and manufacturing method thereof |
US7948171B2 (en) | 2005-02-18 | 2011-05-24 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US20060197092A1 (en) | 2005-03-03 | 2006-09-07 | Randy Hoffman | System and method for forming conductive material on a substrate |
US8681077B2 (en) | 2005-03-18 | 2014-03-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device, driving method and electronic apparatus thereof |
WO2006105077A2 (en) | 2005-03-28 | 2006-10-05 | Massachusetts Institute Of Technology | Low voltage thin film transistor with high-k dielectric material |
US7645478B2 (en) | 2005-03-31 | 2010-01-12 | 3M Innovative Properties Company | Methods of making displays |
US8300031B2 (en) | 2005-04-20 | 2012-10-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device comprising transistor having gate and drain connected through a current-voltage conversion element |
JP2006344849A (en) | 2005-06-10 | 2006-12-21 | Casio Comput Co Ltd | Thin film transistor |
US7691666B2 (en) | 2005-06-16 | 2010-04-06 | Eastman Kodak Company | Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby |
US7402506B2 (en) | 2005-06-16 | 2008-07-22 | Eastman Kodak Company | Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby |
US7507618B2 (en) | 2005-06-27 | 2009-03-24 | 3M Innovative Properties Company | Method for making electronic devices using metal oxide nanoparticles |
KR100711890B1 (en) | 2005-07-28 | 2007-04-25 | 삼성에스디아이 주식회사 | Organic Light Emitting Display and Fabrication Method for the same |
JP2007059128A (en) | 2005-08-23 | 2007-03-08 | Canon Inc | Organic electroluminescent display device and manufacturing method thereof |
JP5116225B2 (en) | 2005-09-06 | 2013-01-09 | キヤノン株式会社 | Manufacturing method of oxide semiconductor device |
JP4850457B2 (en) | 2005-09-06 | 2012-01-11 | キヤノン株式会社 | Thin film transistor and thin film diode |
JP2007073705A (en) | 2005-09-06 | 2007-03-22 | Canon Inc | Oxide-semiconductor channel film transistor and its method of manufacturing same |
JP4280736B2 (en) | 2005-09-06 | 2009-06-17 | キヤノン株式会社 | Semiconductor element |
EP3614442A3 (en) | 2005-09-29 | 2020-03-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having oxide semiconductor layer and manufactoring method thereof |
JP5078246B2 (en) | 2005-09-29 | 2012-11-21 | 株式会社半導体エネルギー研究所 | Semiconductor device and manufacturing method of semiconductor device |
JP5037808B2 (en) | 2005-10-20 | 2012-10-03 | キヤノン株式会社 | Field effect transistor using amorphous oxide, and display device using the transistor |
KR20090115222A (en) | 2005-11-15 | 2009-11-04 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Manufacturing method of semiconductor device |
US7998372B2 (en) | 2005-11-18 | 2011-08-16 | Idemitsu Kosan Co., Ltd. | Semiconductor thin film, method for manufacturing the same, thin film transistor, and active-matrix-driven display panel |
TWI292281B (en) | 2005-12-29 | 2008-01-01 | Ind Tech Res Inst | Pixel structure of active organic light emitting diode and method of fabricating the same |
US7867636B2 (en) | 2006-01-11 | 2011-01-11 | Murata Manufacturing Co., Ltd. | Transparent conductive film and method for manufacturing the same |
JP4977478B2 (en) | 2006-01-21 | 2012-07-18 | 三星電子株式会社 | ZnO film and method of manufacturing TFT using the same |
US7576394B2 (en) | 2006-02-02 | 2009-08-18 | Kochi Industrial Promotion Center | Thin film transistor including low resistance conductive thin films and manufacturing method thereof |
US7977169B2 (en) | 2006-02-15 | 2011-07-12 | Kochi Industrial Promotion Center | Semiconductor device including active layer made of zinc oxide with controlled orientations and manufacturing method thereof |
KR20070101595A (en) | 2006-04-11 | 2007-10-17 | 삼성전자주식회사 | Zno thin film transistor |
US20070252928A1 (en) | 2006-04-28 | 2007-11-01 | Toppan Printing Co., Ltd. | Structure, transmission type liquid crystal display, reflection type display and manufacturing method thereof |
US8106865B2 (en) | 2006-06-02 | 2012-01-31 | Semiconductor Energy Laboratory Co., Ltd. | Display device and driving method thereof |
JP5170985B2 (en) * | 2006-06-09 | 2013-03-27 | 株式会社ジャパンディスプレイイースト | Liquid crystal display |
JP5028033B2 (en) | 2006-06-13 | 2012-09-19 | キヤノン株式会社 | Oxide semiconductor film dry etching method |
WO2007148601A1 (en) | 2006-06-19 | 2007-12-27 | Panasonic Corporation | Thin film transistor, method for manufacturing the thin film transistor and electronic device using the thin film transistor |
JP5328083B2 (en) | 2006-08-01 | 2013-10-30 | キヤノン株式会社 | Oxide etching method |
JP4999400B2 (en) | 2006-08-09 | 2012-08-15 | キヤノン株式会社 | Oxide semiconductor film dry etching method |
JP4609797B2 (en) | 2006-08-09 | 2011-01-12 | Nec液晶テクノロジー株式会社 | Thin film device and manufacturing method thereof |
JP4923847B2 (en) * | 2006-08-21 | 2012-04-25 | ソニー株式会社 | LCD panel |
JP4332545B2 (en) | 2006-09-15 | 2009-09-16 | キヤノン株式会社 | Field effect transistor and manufacturing method thereof |
JP5164357B2 (en) | 2006-09-27 | 2013-03-21 | キヤノン株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP4274219B2 (en) | 2006-09-27 | 2009-06-03 | セイコーエプソン株式会社 | Electronic devices, organic electroluminescence devices, organic thin film semiconductor devices |
US7622371B2 (en) | 2006-10-10 | 2009-11-24 | Hewlett-Packard Development Company, L.P. | Fused nanocrystal thin film semiconductor and method |
US7772021B2 (en) | 2006-11-29 | 2010-08-10 | Samsung Electronics Co., Ltd. | Flat panel displays comprising a thin-film transistor having a semiconductive oxide in its channel and methods of fabricating the same for use in flat panel displays |
JP2008140684A (en) | 2006-12-04 | 2008-06-19 | Toppan Printing Co Ltd | Color el display, and its manufacturing method |
KR101303578B1 (en) | 2007-01-05 | 2013-09-09 | 삼성전자주식회사 | Etching method of thin film |
US8207063B2 (en) | 2007-01-26 | 2012-06-26 | Eastman Kodak Company | Process for atomic layer deposition |
KR101312259B1 (en) | 2007-02-09 | 2013-09-25 | 삼성전자주식회사 | Thin film transistor and method for forming the same |
KR100851215B1 (en) | 2007-03-14 | 2008-08-07 | 삼성에스디아이 주식회사 | Thin film transistor and organic light-emitting dislplay device having the thin film transistor |
JP4727684B2 (en) | 2007-03-27 | 2011-07-20 | 富士フイルム株式会社 | Thin film field effect transistor and display device using the same |
TWI356260B (en) | 2007-04-02 | 2012-01-11 | Chimei Innolux Corp | Liquid crystal panel |
JP2008276211A (en) | 2007-04-05 | 2008-11-13 | Fujifilm Corp | Organic electroluminescent display device and patterning method |
US7795613B2 (en) | 2007-04-17 | 2010-09-14 | Toppan Printing Co., Ltd. | Structure with transistor |
KR101325053B1 (en) | 2007-04-18 | 2013-11-05 | 삼성디스플레이 주식회사 | Thin film transistor substrate and manufacturing method thereof |
KR20080094300A (en) | 2007-04-19 | 2008-10-23 | 삼성전자주식회사 | Thin film transistor and method of manufacturing the same and flat panel display comprising the same |
KR101334181B1 (en) | 2007-04-20 | 2013-11-28 | 삼성전자주식회사 | Thin Film Transistor having selectively crystallized channel layer and method of manufacturing the same |
CN101663762B (en) | 2007-04-25 | 2011-09-21 | 佳能株式会社 | Oxynitride semiconductor |
KR101345376B1 (en) | 2007-05-29 | 2013-12-24 | 삼성전자주식회사 | Fabrication method of ZnO family Thin film transistor |
US7935964B2 (en) | 2007-06-19 | 2011-05-03 | Samsung Electronics Co., Ltd. | Oxide semiconductors and thin film transistors comprising the same |
KR20090002841A (en) | 2007-07-04 | 2009-01-09 | 삼성전자주식회사 | Oxide semiconductor, thin film transistor comprising the same and manufacturing method |
JP5380723B2 (en) * | 2007-08-07 | 2014-01-08 | Nltテクノロジー株式会社 | Surface display device and electronic device |
JP2009103797A (en) | 2007-10-22 | 2009-05-14 | Hitachi Displays Ltd | Liquid crystal display device |
JP5215158B2 (en) | 2007-12-17 | 2013-06-19 | 富士フイルム株式会社 | Inorganic crystalline alignment film, method for manufacturing the same, and semiconductor device |
US20100295042A1 (en) | 2008-01-23 | 2010-11-25 | Idemitsu Kosan Co., Ltd. | Field-effect transistor, method for manufacturing field-effect transistor, display device using field-effect transistor, and semiconductor device |
KR20090100056A (en) * | 2008-03-19 | 2009-09-23 | 삼성전자주식회사 | Liquid crystal display and method for manufacturing the same |
JP4555358B2 (en) | 2008-03-24 | 2010-09-29 | 富士フイルム株式会社 | Thin film field effect transistor and display device |
JP4816668B2 (en) | 2008-03-28 | 2011-11-16 | ソニー株式会社 | Display device with touch sensor |
KR100941850B1 (en) | 2008-04-03 | 2010-02-11 | 삼성모바일디스플레이주식회사 | Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor |
KR101461127B1 (en) | 2008-05-13 | 2014-11-14 | 삼성디스플레이 주식회사 | Semiconductor device and method for manufacturing the same |
KR100963026B1 (en) | 2008-06-30 | 2010-06-10 | 삼성모바일디스플레이주식회사 | Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor |
KR100963027B1 (en) | 2008-06-30 | 2010-06-10 | 삼성모바일디스플레이주식회사 | Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor |
JP5345456B2 (en) | 2008-08-14 | 2013-11-20 | 富士フイルム株式会社 | Thin film field effect transistor |
US9082857B2 (en) | 2008-09-01 | 2015-07-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device comprising an oxide semiconductor layer |
JP2010066396A (en) * | 2008-09-09 | 2010-03-25 | Toshiba Mobile Display Co Ltd | Liquid crystal display device |
KR101772377B1 (en) | 2008-09-12 | 2017-08-29 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Display device |
KR101783193B1 (en) | 2008-09-12 | 2017-09-29 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Display device |
JP4623179B2 (en) | 2008-09-18 | 2011-02-02 | ソニー株式会社 | Thin film transistor and manufacturing method thereof |
KR102187427B1 (en) | 2008-09-19 | 2020-12-08 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
KR101999970B1 (en) | 2008-09-19 | 2019-07-15 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
EP2172977A1 (en) | 2008-10-03 | 2010-04-07 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
WO2010038820A1 (en) | 2008-10-03 | 2010-04-08 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
JP5451280B2 (en) | 2008-10-09 | 2014-03-26 | キヤノン株式会社 | Wurtzite crystal growth substrate, manufacturing method thereof, and semiconductor device |
JP5361651B2 (en) | 2008-10-22 | 2013-12-04 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
KR101667909B1 (en) | 2008-10-24 | 2016-10-28 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Method for manufacturing semiconductor device |
JP5616012B2 (en) | 2008-10-24 | 2014-10-29 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US8741702B2 (en) | 2008-10-24 | 2014-06-03 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
EP2180518B1 (en) | 2008-10-24 | 2018-04-25 | Semiconductor Energy Laboratory Co, Ltd. | Method for manufacturing semiconductor device |
WO2010047288A1 (en) | 2008-10-24 | 2010-04-29 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductordevice |
KR102149626B1 (en) | 2008-11-07 | 2020-08-28 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Method of manufacturing a semiconductor device |
TWI536577B (en) | 2008-11-13 | 2016-06-01 | 半導體能源研究所股份有限公司 | Semiconductor device and method for manufacturing the same |
TWI529949B (en) | 2008-11-28 | 2016-04-11 | 半導體能源研究所股份有限公司 | Semiconductor device and method for manufacturing the same |
KR101343570B1 (en) | 2008-12-18 | 2013-12-20 | 한국전자통신연구원 | Thin Film Transistor Using Boron-Doped Oxide Semiconductor Thin Film and Method for Preparing the Same |
US8704216B2 (en) | 2009-02-27 | 2014-04-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
JP5564331B2 (en) | 2009-05-29 | 2014-07-30 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US8289489B2 (en) * | 2009-08-17 | 2012-10-16 | Hydis Technologies Co., Ltd. | Fringe-field-switching-mode liquid crystal display and method of manufacturing the same |
JP2011054812A (en) | 2009-09-03 | 2011-03-17 | Hitachi Ltd | Thin film transistor, and method for manufacturing the same |
KR20180128990A (en) | 2009-09-16 | 2018-12-04 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
KR101928721B1 (en) | 2009-09-16 | 2018-12-13 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
KR101250319B1 (en) * | 2009-10-06 | 2013-04-03 | 엘지디스플레이 주식회사 | Fringe field switching mode liquid crystal display device and Method of fabricating the same |
KR102399469B1 (en) | 2009-10-08 | 2022-05-19 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
CN102598280B (en) | 2009-10-21 | 2016-05-18 | 株式会社半导体能源研究所 | Liquid crystal display device and comprise the electronic equipment of this liquid crystal display device |
JP2011095455A (en) * | 2009-10-29 | 2011-05-12 | Hitachi Displays Ltd | Display device |
KR101770981B1 (en) | 2009-10-30 | 2017-08-24 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Logic circuit and semiconductor device |
US9177974B2 (en) * | 2009-11-09 | 2015-11-03 | Sharp Kabushiki Kaisha | Active matrix substrate and liquid crystal display panel including the same, and method for manufacturing active matrix substrate with gate insulating film not provided where auxiliary capacitor is provided |
KR101800038B1 (en) | 2009-12-04 | 2017-11-21 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Display device |
US7902512B1 (en) | 2009-12-04 | 2011-03-08 | Carestream Health, Inc. | Coplanar high fill factor pixel architecture |
KR101701208B1 (en) * | 2010-01-15 | 2017-02-02 | 삼성디스플레이 주식회사 | Display substrate |
JP2011186453A (en) * | 2010-02-12 | 2011-09-22 | Semiconductor Energy Lab Co Ltd | Liquid crystal display device |
WO2011105183A1 (en) | 2010-02-26 | 2011-09-01 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor element and deposition apparatus |
KR101706081B1 (en) * | 2010-04-06 | 2017-02-15 | 삼성디스플레이 주식회사 | Thin film transistor, method for manufacturing the same, and liquid crystal display including this |
KR101827340B1 (en) * | 2010-07-14 | 2018-02-09 | 삼성디스플레이 주식회사 | Liquid crystal display device |
JP5653686B2 (en) | 2010-08-24 | 2015-01-14 | 株式会社ジャパンディスプレイ | Display device with touch detection function |
EP2428994A1 (en) | 2010-09-10 | 2012-03-14 | Applied Materials, Inc. | Method and system for depositing a thin-film transistor |
US8558960B2 (en) | 2010-09-13 | 2013-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and method for manufacturing the same |
JP5615647B2 (en) * | 2010-09-24 | 2014-10-29 | 株式会社ジャパンディスプレイ | Display device with touch detection function and electronic device |
JP5616184B2 (en) | 2010-09-28 | 2014-10-29 | 株式会社ジャパンディスプレイ | Display device with touch detection function and electronic device |
JP5457321B2 (en) * | 2010-09-28 | 2014-04-02 | 株式会社ジャパンディスプレイ | Liquid crystal display |
US20130168006A1 (en) * | 2010-10-14 | 2013-07-04 | Sharp Kabushiki Kaisha | Method for manufacturing liquid crystal display device |
TWI525818B (en) * | 2010-11-30 | 2016-03-11 | 半導體能源研究所股份有限公司 | Semiconductor device and method for manufacturing semiconductor device |
JP5284544B2 (en) * | 2010-12-20 | 2013-09-11 | シャープ株式会社 | Semiconductor device and display device |
CN103430088A (en) * | 2011-03-25 | 2013-12-04 | 夏普株式会社 | Display device |
KR101799529B1 (en) * | 2011-04-21 | 2017-12-20 | 엘지디스플레이 주식회사 | Touch sensor in-cell type liquid crystal display device and method of fabricating the same |
JP6351947B2 (en) | 2012-10-12 | 2018-07-04 | 株式会社半導体エネルギー研究所 | Method for manufacturing liquid crystal display device |
KR101507220B1 (en) * | 2013-03-28 | 2015-03-30 | 엘지디스플레이 주식회사 | Conductive coating composition and display device comprising the same |
-
2013
- 2013-10-01 TW TW102135513A patent/TWI681233B/en active
- 2013-10-08 KR KR1020130119650A patent/KR102156943B1/en active IP Right Grant
- 2013-10-08 JP JP2013210710A patent/JP6317905B2/en active Active
- 2013-10-10 US US14/050,999 patent/US20140104508A1/en not_active Abandoned
- 2013-10-11 CN CN201310471426.0A patent/CN103728757A/en active Pending
-
2017
- 2017-02-21 US US15/437,599 patent/US10007133B2/en not_active Expired - Fee Related
-
2018
- 2018-04-02 JP JP2018070583A patent/JP2018132770A/en not_active Withdrawn
- 2018-05-31 US US15/994,059 patent/US10401662B2/en not_active Expired - Fee Related
-
2021
- 2021-03-10 JP JP2021038391A patent/JP2021103313A/en not_active Withdrawn
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7277140B2 (en) * | 2001-11-28 | 2007-10-02 | Sharp Kabushiki Kaisha | Image shifting device, image display, liquid crystal display, and projection image display |
US7511301B2 (en) * | 2003-12-01 | 2009-03-31 | Nec Lcd Technologies, Ltd. | Liquid crystal display unit |
US7453539B2 (en) * | 2004-01-28 | 2008-11-18 | Hitachi Displays, Ltd. | Active matrix type liquid crystal display device having a common line in every other pixel region |
US8486487B2 (en) * | 2005-02-17 | 2013-07-16 | Konica Minolta Holdings, Inc. | Gas barrier film, gas barrier film manufacturing method, resin substrate for organic electroluminescent device using the aforesaid gas barrier film, and organic electroluminescent device using the aforementioned gas barrier film |
US20100073615A1 (en) * | 2008-09-22 | 2010-03-25 | Hitachi Displays, Ltd. | Liquid crystal display device and fabrication method thereof |
US20100134710A1 (en) * | 2008-12-03 | 2010-06-03 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US8860685B2 (en) * | 2009-05-26 | 2014-10-14 | Japan Display West Inc. | Touch sensor, display device, and electronic apparatus |
Cited By (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10416504B2 (en) | 2013-05-21 | 2019-09-17 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US9500916B2 (en) | 2013-07-25 | 2016-11-22 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and electronic device |
US10338419B2 (en) | 2013-07-25 | 2019-07-02 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and electronic device |
US11785826B2 (en) | 2013-11-27 | 2023-10-10 | Semiconductor Energy Laboratory Co., Ltd. | Touch panel |
US11177328B2 (en) | 2013-11-27 | 2021-11-16 | Semiconductor Energy Laboratory Co., Ltd. | Touch panel |
US9847380B2 (en) | 2013-11-27 | 2017-12-19 | Simiconductor Enargy Laboratory Co., Ltd. | Touch panel |
US9572253B2 (en) | 2013-12-02 | 2017-02-14 | Semiconductor Energy Laboratory Co., Ltd. | Element and formation method of film |
US9894762B2 (en) | 2013-12-02 | 2018-02-13 | Semiconductor Energy Laboratory Co., Ltd. | Element and formation method of film |
US10187985B2 (en) | 2013-12-02 | 2019-01-22 | Semiconductor Energy Laboratory Co., Ltd. | Element and formation method of film |
US9952626B2 (en) | 2013-12-20 | 2018-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US11599249B2 (en) | 2014-05-02 | 2023-03-07 | Semiconductor Energy Laboratory Co., Ltd. | Display device and operation method thereof |
US10073571B2 (en) | 2014-05-02 | 2018-09-11 | Semiconductor Energy Laboratory Co., Ltd. | Touch sensor and touch panel including capacitor |
US10656799B2 (en) * | 2014-05-02 | 2020-05-19 | Semiconductor Energy Laboratory Co., Ltd. | Display device and operation method thereof |
US11112947B2 (en) | 2014-05-02 | 2021-09-07 | Semiconductor Energy Laboratory Co., Ltd. | Display device and operation method thereof |
US20150316958A1 (en) * | 2014-05-02 | 2015-11-05 | Semiconductor Energy Laboratory Co., Ltd. | Display device and operation method thereof |
US11698547B2 (en) | 2014-12-02 | 2023-07-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and display device |
US9564094B2 (en) * | 2014-12-29 | 2017-02-07 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Method and display device for uniform image display |
US10235961B2 (en) | 2015-05-29 | 2019-03-19 | Semiconductor Energy Laboratory Co., Ltd. | Film formation method and element |
TWI569180B (en) * | 2015-06-02 | 2017-02-01 | 業成光電(深圳)有限公司 | Touch display panel structure |
CN104951132A (en) * | 2015-06-02 | 2015-09-30 | 业成光电(深圳)有限公司 | Touch display panel structure |
US10720701B2 (en) * | 2015-10-09 | 2020-07-21 | Sharp Kabushiki Kaisha | Scanning antenna and method for driving same |
US10153550B2 (en) * | 2015-10-15 | 2018-12-11 | Sharp Kabushiki Kaisha | Scanning antenna comprising a liquid crystal layer and method for manufacturing the same |
US10663821B2 (en) | 2015-11-06 | 2020-05-26 | Sharp Kabushiki Kaisha | Display board having insulating films and terminals, and display device including the same |
US10558265B2 (en) | 2015-12-11 | 2020-02-11 | Semiconductor Energy Laboratory Co., Ltd. | Input device and system of input device |
US10558092B2 (en) | 2016-03-15 | 2020-02-11 | Semiconductor Energy Laboratory Co., Ltd. | Display device, module, and electronic device |
US11719980B2 (en) | 2016-03-15 | 2023-08-08 | Semiconductor Energy Laboratory Co., Ltd. | Display device, module, and electronic device |
US11489076B2 (en) | 2016-03-22 | 2022-11-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and display device including the same |
US11721769B2 (en) | 2016-03-22 | 2023-08-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and display device including the same |
US11296132B2 (en) | 2016-04-07 | 2022-04-05 | Semiconductor Energy Laboratory Co., Ltd. | Peeling method and manufacturing method of flexible device |
US11791350B2 (en) | 2016-04-07 | 2023-10-17 | Semiconductor Energy Laboratory Co., Ltd. | Peeling method and manufacturing method of flexible device |
US10324342B2 (en) * | 2016-06-08 | 2019-06-18 | Samsung Display Co., Ltd. | Driver of display device and manufacturing method of the same |
CN107479277A (en) * | 2016-06-08 | 2017-12-15 | 三星显示有限公司 | Display device and its display substrate |
EP3497549A4 (en) * | 2016-08-15 | 2020-05-13 | Boe Technology Group Co. Ltd. | Touch panel, manufacturing method, and display apparatus |
US11101338B2 (en) * | 2018-01-11 | 2021-08-24 | Applied Materials, Inc. | Thin film transistor with small storage capacitor with metal oxide switch |
US20190214447A1 (en) * | 2018-01-11 | 2019-07-11 | Applied Materials, Inc. | Thin film transistor with small storage capacitor with metal oxide switch |
US11895872B2 (en) | 2018-01-11 | 2024-02-06 | Applied Materials, Inc. | Thin film transistor with small storage capacitor with metal oxide switch |
Also Published As
Publication number | Publication date |
---|---|
US20170160573A1 (en) | 2017-06-08 |
TW201428389A (en) | 2014-07-16 |
US20180284499A1 (en) | 2018-10-04 |
CN103728757A (en) | 2014-04-16 |
US10007133B2 (en) | 2018-06-26 |
JP2018132770A (en) | 2018-08-23 |
JP2021103313A (en) | 2021-07-15 |
JP6317905B2 (en) | 2018-04-25 |
US10401662B2 (en) | 2019-09-03 |
KR20140047536A (en) | 2014-04-22 |
KR102156943B1 (en) | 2020-09-16 |
JP2014095895A (en) | 2014-05-22 |
TWI681233B (en) | 2020-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10401662B2 (en) | Liquid crystal display device and touch panel | |
US9366896B2 (en) | Liquid crystal display device and touch panel | |
JP7266084B2 (en) | Manufacturing method of semiconductor device | |
US10141450B2 (en) | Semiconductor device | |
JP6503157B2 (en) | Liquid crystal display | |
JP6949171B2 (en) | Display device | |
JP2022174049A (en) | Display device | |
KR101879570B1 (en) | Liquid crystal display device and manufacturing method the same | |
JP2023052283A (en) | Method for manufacturing semiconductor device | |
JP2019106543A (en) | Semiconductor device manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR ENERGY LABORATORY CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMAZAKI, SHUNPEI;HIRAKATA, YOSHIHARU;KUBOTA, DAISUKE;AND OTHERS;SIGNING DATES FROM 20130930 TO 20131003;REEL/FRAME:031383/0737 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |