US20140191244A1 - METHOD FOR CONDUCTIVITY CONTROL OF (Al,In,Ga,B)N - Google Patents

METHOD FOR CONDUCTIVITY CONTROL OF (Al,In,Ga,B)N Download PDF

Info

Publication number
US20140191244A1
US20140191244A1 US14/205,947 US201414205947A US2014191244A1 US 20140191244 A1 US20140191244 A1 US 20140191244A1 US 201414205947 A US201414205947 A US 201414205947A US 2014191244 A1 US2014191244 A1 US 2014191244A1
Authority
US
United States
Prior art keywords
semipolar
nitride semiconductor
iii
semiconductor
nonpolar
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/205,947
Inventor
John F. Kaeding
Hitoshi Sato
Michael Iza
Hirokuni Asamizu
Hong Zhong
Steven P. DenBaars
Shuji Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of California
Original Assignee
University of California
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of California filed Critical University of California
Priority to US14/205,947 priority Critical patent/US20140191244A1/en
Publication of US20140191244A1 publication Critical patent/US20140191244A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2654Bombardment with radiation with high-energy radiation producing ion implantation in AIIIBV compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/0242Crystalline insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/02433Crystal orientation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/0257Doping during depositing
    • H01L21/02573Conductivity type
    • H01L21/02579P-type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02609Crystal orientation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/15Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/207Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds further characterised by the doping material

Definitions

  • This invention is related to a method for conductivity control of (Al,In,Ga,B)N.
  • GaN gallium nitride
  • AlGaN, InGaN, AlInGaN aluminum and indium
  • MBE molecular beam epitaxy
  • MOCVD metalorganic chemical vapor deposition
  • HVPE hydride vapor phase epitaxy
  • Semiconductor optoelectronic devices typically rely on the transition of electrons between filled and unfilled electronic states, with the subsequent emission or absorption of photons of light.
  • State-of-the-art optoelectronic devices such as light emitting diodes (LEDs), laser diodes (LDs), or photovoltaic cells, incorporate a semiconductor diode junction.
  • a diode junction results from a transition within or between regions of the semiconductor with differing n- and p-type carriers.
  • An n-type semiconductor refers to a material with a net excess of free charge carriers within the conduction band of the semiconductor crystal.
  • a p-type semiconductor refers to a material with a net excess of free charge carriers within the valence band of the semiconductor crystal. Therefore, the fabrication of optoelectronic semiconductor devices depends on the ability to intentionally modulate the concentration and type of free charge carrier within or between regions of the semiconductor crystal.
  • GaN and its alloys are most stable in the hexagonal wurtzite crystal structure, in which the structure is described by two (or three) equivalent basal plane axes that are rotated 120° with respect to each other (the a-axes), all of which are perpendicular to a unique c-axis.
  • Group III and nitrogen atoms occupy alternating c-planes along the crystal's c-axis.
  • the symmetry elements included in the wurtzite structure dictate that III-nitrides possess a bulk spontaneous polarization along this c-axis, and the wurtzite structure exhibits piezoelectric polarization.
  • Nonpolar planes of the crystal contain equal numbers of Ga and N atoms and are charge-neutral. Furthermore, subsequent nonpolar layers are crystallographically equivalent to one another so the crystal will not be polarized along the growth direction.
  • Two such families of symmetry-equivalent nonpolar planes in GaN are the ⁇ 11 2 0 ⁇ family, known collectively as a-planes, and the ⁇ 1 1 00 ⁇ family, known collectively as m-planes.
  • ⁇ 11 2 0 ⁇ family known collectively as a-planes
  • ⁇ 1 1 00 ⁇ family known collectively as m-planes.
  • semipolar planes can be used to refer to a wide variety of planes that possess two nonzero h, i, or k Miller indices, and a nonzero 1 Miller index.
  • Some commonly observed examples of semipolar planes in c-plane GaN heteroepitaxy include the ⁇ 11 2 2 ⁇ , ⁇ 10 1 1 ⁇ , and ⁇ 10 1 3 ⁇ planes, which are found in the facets of pits. These planes also happen to be the same planes that the authors have grown in the form of planar films.
  • semipolar planes in the Brutzite crystal structure include, but are not limited to, ⁇ 10 1 2 ⁇ , ⁇ 20 2 1 ⁇ , and ⁇ 10 1 14 ⁇ .
  • the nitride crystal's polarization vector lies neither within such planes or normal to such planes, but rather lies at some angle inclined relative to the plane's surface normal.
  • the ⁇ 10 1 1 ⁇ and ⁇ 10 1 3 ⁇ planes are at 62.98° and 32.06° to the c-plane, respectively.
  • the second form of polarization present in nitrides is piezoelectric polarization. This occurs when the material experiences a compressive or tensile strain, as can occur when (Al, In, Ga, B)N layers of dissimilar composition (and therefore different lattice constants) are grown in a nitride heterostructure.
  • a thin AlGaN layer on a GaN template will have in-plane tensile strain
  • a thin InGaN layer on a GaN template will have in-plane compressive strain, both due to poor lattice matching to the GaN.
  • the piezoelectric polarization will point in the opposite direction than that of the spontaneous polarization of the InGaN and GaN.
  • the piezoelectric polarization will point in the same direction as that of the spontaneous polarization of the AlGaN and GaN.
  • Nakamura, et al. developed the first high quality p-type GaN material using magnesium (Mg) doping and a subsequent thermal annealing step. Both this technique and subsequent improvements by other researchers are described in references [1,2,3].
  • these techniques use GaN films grown along the polar [0001] direction.
  • the advantage of using semipolar planes over c-plane nitrides is that the total polarization will be reduced. There may even be zero polarization for specific alloy compositions on specific planes. What is most important is that the polarization be reduced compared to that of c-plane nitride structures. Therefore, significant improvements may be made using semipolar growth orientations which alter the band structure, and therefore the conductivity, of the semiconductor crystal.
  • Another new feature of the invention results in p-type (Al,In,Ga,B)N films that exhibit both high hole concentrations >10 18 cm ⁇ 3 , while at the same time maintaining Hall mobilities of 8-14 cm 2 /Vs.
  • the carrier concentration and mobility can be simultaneously increased or maximized, and are higher than for polar nitrides.
  • Traditional c-plane oriented p-type nitride semiconductor crystal exhibits much lower mobilities for equivalent hole concentrations.
  • the resulting product of hole mobility and concentration results in a higher conductivity for (Al,In,Ga,B)N semiconductor crystal fabricated using this invention.
  • the present invention allows for p-type conductivity control in nitride (Al,In,Ga,B)N semiconductor crystals.
  • nitride Al,In,Ga,B
  • p-type conductivity control has been previously reported for nitride semiconductors, the use of the semipolar and nonpolar planes to control the p-type conductivity in a nitride semiconductor has not been disclosed.
  • the present invention discloses a method for enhancing or tailoring conductivity properties in a nitride device or semiconductor nitride comprising fabricating the nitride device or semiconductor nitride using a doped semipolar or nonpolar nitride semiconductor.
  • the enhancing or tailoring may comprise tailoring band structure, improved conductivity control, increasing dopant activation by increasing the number of dopants that contribute to carrier concentration, simultaneously increasing carrier concentration and mobility and thereby increasing conductivity, reducing hole mass, introducing degrees of freedom or anisotropic in-plane electronic properties, or reducing unintentional impurities.
  • the present invention describes a method for controlling the conductivity of device-quality nitride semiconductor crystals.
  • the semipolar or nonpolar orientation of the nitride semiconductor results in improved conductivity control relative to typical polar [0001] nitride semiconductors, higher carrier concentration and higher mobility than polar nitride semiconductors.
  • the doped semipolar or nonpolar nitride semiconductor may be p-type doped for enhancing or tailoring the p-type conductivity properties of the nitride device or semiconductor nitride.
  • the present invention also discloses a method for growing semipolar or nonpolar nitride, comprising controlling conductivity, for example p-type conductivity, of the semipolar or nonpolar nitride semiconductor by varying a miscut angle of the miscut substrate and depositing the semipolar or non polar nitride semiconductor on a miscut substrate.
  • the miscut substrate may be a ⁇ 100 ⁇ MgAl 2 O 4 spinel substrate miscut in a ⁇ 011> direction.
  • the semipolar nitride semiconductor may comprise ⁇ 10 1 1 ⁇ gallium nitride (GaN), or the semipolar nitride semiconductor may comprise ⁇ 10 13 ⁇ or ⁇ 11 2 2 ⁇ semipolar (Al,In,Ga,B)N.
  • the nonpolar nitride semiconductor may comprise a-plane or m-plane nonpolar (Al, In, Ga, B)N.
  • the method may comprise incorporating dopants either intentionally or unintentionally in the nitride semiconductor during the deposition step.
  • the dopants may comprise Silicon (Si), Magnesium (Mg), Zinc (Zn) or Carbon (C).
  • the unintentional dopant may be hydrogen with a concentration of less than 1 ⁇ 10 19 cm ⁇ 3 .
  • the method may further comprise performing a subsequent thermal annealing step, after the deposition step, which alters a concentration of unintentional impurity atoms, such as hydrogen, within the semipolar nitride semiconductor, and results in an improvement in the conductivity of the semipolar nitride semiconductor crystals.
  • a subsequent thermal annealing step after the deposition step, which alters a concentration of unintentional impurity atoms, such as hydrogen, within the semipolar nitride semiconductor, and results in an improvement in the conductivity of the semipolar nitride semiconductor crystals.
  • the present invention also discloses a semipolar or nonpolar nitride semiconductor incorporating one or more dopants for modulating the conductivity of the semipolar or nonpolar nitride semiconductor.
  • the dopants may impart a p-type conductivity to the semipolar or nonpolar nitride semiconductor and the semipolar or nonpolar nitride semiconductor may comprise a hole concentration greater than 10 18 cm ⁇ 3 while maintaining a Hall mobility of at least 8 cm 2 /V s.
  • the dopants, typically magnesium, impart a p-type conductivity to the semipolar or nonpolar nitride semiconductor and the semipolar or nonpolar nitride semiconductor may comprise a carrier concentration at most 10 times lower than the dopant concentration.
  • the present invention also allows the fabrication of practical semipolar or nonpolar nitride devices, such as light emitting diodes and laser diodes.
  • FIG. 1 is a flowchart that illustrates the method of the present invention and the preferred embodiment which comprises a MOCVD process for the growth of semipolar GaN thin films on a spinel substrate.
  • FIG. 2 is a graph showing Cp 2 Mg flow versus Mg concentration.
  • FIG. 3 is a graph showing Mg concentration versus H concentration.
  • FIG. 4 is a graph showing Mg concentration versus hole concentration.
  • FIG. 5 is a graph showing anneal temperature versus carrier density and mobility, for a constant magnesium concentration, where the data points represented by squares are carrier density and the data points represented by diamonds are mobility.
  • FIG. 6 is a graph showing miscut angle of spinel ⁇ 100 ⁇ MgAl 2 O 4 , away from the ⁇ 011> plane, versus carrier concentration and mobility, at a constant magnesium concentration, where the data points represented by squares are mobility and the data points represented by diamonds are carrier concentration.
  • the present invention comprises a method of controlled p-type conductivity in (Al,In,Ga,B)N semiconductor crystals by doping of a semipolar nitride crystal. Examples of such control have been demonstrated using ⁇ 10 1 1 ⁇ GaN films deposited on ⁇ 100 ⁇ MgAl 2 O 4 spinel substrates miscut in the ⁇ 011> direction.
  • magnesium atoms are intentionally incorporated in the growing semipolar nitride film to introduce available electronic states in the band structure of the semiconductor crystal, resulting in p-type conductivity.
  • Other impurity atoms, such as Zinc (Zn) or Carbon (C), which result in a similar introduction of suitable electronic states, may also be used.
  • the ⁇ 10 1 1 ⁇ GaN films are grown using a commercially available MOCVD system.
  • a general outline of growth parameters for ⁇ 10 1 1 ⁇ GaN is a pressure between 10 torr and 1000 torr, and a temperature between 400° C. and 1400° C. This variation in pressure and temperature is indicative of the stability of the growth of GaN using a suitable substrate.
  • the epitaxial relationships and conditions should hold true regardless of the type of reactor. However, the reactor conditions for growing these planes will vary according to individual reactors and growth methods (HVPE, MOCVD, and MBE, for example).
  • Bis(cyclopentadienyl) magnesium (Cp 2 Mg) may be used as the source of Mg dopant atoms.
  • Suitable sources of impurity atoms may be used and the source selection may be determined in part on the growth technique used.
  • an elemental Mg source may be used as a dopant source for conductivity control of semipolar nitride semiconductors grown by MBE.
  • the choice of dopant source and growth technique may be varied without departing from the scope of this invention.
  • the concentration of impurity dopant atoms in the growing semiconductor film may be controlled by one knowledgeable in the art of semiconductor growth through a suitable modification of the growth conditions.
  • concentration of Mg, [Mg] in a semipolar GaN crystal grown by MOCVD may be altered by changing the ratio of Ga:Mg metalorganic precursor molecules.
  • Additional, but non-exclusive, techniques include intentionally varying the growth rate, pressure, temperature or ambient gas composition.
  • additional impurity atoms may be either intentionally or unintentionally incorporated in the semiconductor crystal. Some of these atoms may interact with intentional dopant atoms to alter the electrical activity of the dopant atom, affecting conductivity control. For example, it is known that interaction between hydrogen (H) and Mg in [0001] oriented GaN crystals prevents p-type conductivity. However, if the H-containing semiconductor crystal is placed in an H deficient environment, and suitable thermal energy is provided, the H will diffuse out of the nitride crystal resulting in p-type conductivity. This process is known as activation.
  • the band structure of (Al,In,Ga,B)N semiconductor crystals along a semipolar crystal direction results in a variation in the electrical behavior p-type dopant atoms relative to (Al,In,Ga,B)N grown along polar crystal directions. Therefore, the present invention describes a method of conductivity control in nitride crystals by doping and activating semipolar (Al,In,Ga,B)N semiconductor crystals.
  • FIG. 1 illustrates the steps of the MOCVD process for the growth on semipolar GaN thin films on a spinel substrate according to the preferred embodiment of the present invention.
  • FIG. 1 also illustrates a method for enhancing or tailoring conductivity properties in nitride devices comprising fabricating the nitride device using a doped semipolar nitride semiconductor.
  • Block 100 represents the step of loading a substrate into a reactor, for example an MOCVD reactor.
  • the substrate may or may not have a miscut. Any suitable substrate for the deposition of nitrides may be used.
  • Block 102 represents the step of heating the substrate, for example under hydrogen and/or nitrogen and/or ammonia.
  • Block 104 represents the optional step of depositing a nucleation or buffer layer on the substrate.
  • the nucleation layer can be made of any suitable material for the growth of semiconductor nitrides.
  • Block 106 represents the step of depositing and doping, for example with Mg, a semipolar nitride semiconductor, for example, a GaN film, on the nucleation layer, or directly on the substrate.
  • Block 108 represents the step of cooling the semipolar nitride.
  • Block 110 represents the step of annealing the semipolar nitride, for example in a Hydrogen (H) deficient ambient gas.
  • H Hydrogen
  • Block 112 represents the result of this method, a semipolar nitride semiconductor incorporating one or more dopants for modulating the conductivity of the semipolar nitride semiconductor, for example, a doped p-type semipolar (Al,Ga,In,B)N film.
  • a device may also be fabricated using the method of FIG. 1 . Steps may be added or omitted as desired.
  • a (100) spinel substrate is used with a miscut in the ⁇ 011> direction.
  • the substrate is loaded into an MOCVD reactor, as represented in Block 100 .
  • the heater is turned on and ramped to a set point temperature of 1025° C. under conditions to encourage nitridization of the surface of the substrate, as represented in Block 102 .
  • nitrogen and/or hydrogen and/or ammonia are flowed over the substrate at atmospheric pressure. Once the set point temperature is reached, the ammonia flow is set to 0.1 to 3.0 slpm.
  • the reactor set point temperature is maintained at 1025° C.
  • the reactor pressure is reduced to 76 torr, and 0 to 3 sccm of Trimethylgallium (TMGa) and/or 20 sccm of Trimethylaluminum (TMAl) are introduced into the reactor to initiate the Al x Ga 1-x N buffer or nucleation layer growth, as represented in Block 104 .
  • TMGa Trimethylgallium
  • TMAl Trimethylaluminum
  • the TMAl flow is shut off, the measured heater temperature is decreased to 975° C., the reactor pressure is increased to 760 torr, and the TMGa flow is increased to 9.5 sccm for approximately 1 to 4 hours of GaN growth, as represented in Block 106 .
  • an additional flow of Cp 2 Mg may be started to produce p-type GaN.
  • the flow of Cp 2 Mg is typically varied from greater than 0 and up to 0.3 nmol/min, depending on the [Mg] concentration desired in the growing film.
  • the Cp 2 Mg flow is interrupted.
  • the TMGa flow is interrupted and the reactor is cooled down, as represented in Block 108 , while flowing ammonia and/or nitrogen and/or hydrogen to preserve the GaN film.
  • the method of magnesium incorporation described herein results in a magnesium concentration incorporated in the crystal of less than 5 ⁇ 10 19 cm ⁇ 3 as measured by secondary ion mass spectroscopy (SIMS).
  • the magnesium concentration changes linearly with the flow of Cp 2 Mg over the range investigated, as shown in FIG. 2 , which is a graph showing Cp 2 Mg flow versus Mg concentration.
  • the GaN may exhibit p-type conductivity.
  • the conductivity of the semipolar GaN crystal may be enhanced by a subsequent thermal annealing step.
  • the film is removed from the MOCVD reactor and annealed at a temperature of 550° C.-850° C. for 15 minutes.
  • the annealing environment contains a hydrogen deficient ambient gas, such as an inert gas, such as nitrogen or argon, and/or oxygen, relative to the GaN semipolar crystal.
  • a hydrogen deficient ambient gas such as an inert gas, such as nitrogen or argon, and/or oxygen
  • FIG. 3 which is a graph showing Mg concentration versus H concentration.
  • FIG. 4 is a graph showing Mg concentration [Mg] versus hole concentration.
  • FIG. 5 is a graph showing anneal temperature versus carrier density and mobility, i.e., the effect of annealing temperature on hole concentration and Hall mobility at a constant [Mg], which indicates an optimal annealing temperature of between 550° C.-850° C.
  • the crystal quality and film morphology of heteroepitaxially grown semipolar nitride semiconductor films may be improved through the intentional miscut of the starting substrate.
  • the use of a miscut substrate increases the hole concentration, at a constant [Mg], from less than 5 ⁇ 10 17 cm ⁇ 3 to 2 ⁇ 10 18 cm ⁇ 3 , for an increase in the miscut angle from nominally flat to 1.0°. Further increases in miscut angle do not improve the hole concentration, as shown in FIG. 6 , which is a graph showing miscut angle versus carrier concentration and mobility, i.e., the effect of the template miscut angle on the hole concentration and Hall mobility at a constant [Mg].
  • FIGS. 1-6 illustrate a method for enhancing or tailoring conductivity properties in nitride devices comprising fabricating the nitride device using a doped semipolar nitride semiconductor.
  • this invention covers more than just the particular examples cited herein.
  • this invention is pertinent to all nitrides on any semipolar and nonpolar planes, where it is desirable to achieve p-type conductivity.
  • the controllable conductivity of nitride films has been demonstrated herein by use of a semipolar orientation.
  • the methods disclosed herein are suitable for use with any semipolar and nonpolar (Al,In,Ga,B)N.
  • these methods and techniques may be used to achieve controllable p-type conductivity in nonpolar or ⁇ 10 13 ⁇ or ⁇ 11 2 2 ⁇ semipolar (Al,In,Ga,B)N semiconductor crystals.
  • the present invention pertains to any growth technique or method of obtaining semipolar or nonpolar nitride semiconductor crystals with a controllable p-type conductivity.
  • p-type semipolar nitride semiconductor crystals could also be grown by MBE, using elemental Mg as the dopant source.
  • Mg is used as the p-type dopant atom
  • other dopant atoms given a suitable electronic structure, may also be used, for example Zn.
  • post-growth annealing may not be necessary for conductivity control of all semipolar (Al,In,Ga,B)N semiconductor crystals.
  • some growth techniques such as MBE or hydrogen deficient growth environments, may result in residual H concentrations less than 10 19 cm ⁇ 3 prior to annealing.
  • variations in the electronic band structure of semipolar (Al,In,Ga,B)N and/or variations in the electronic states introduced within those crystals by varying doping atoms, may render these semipolar semiconductor films insensitive to unintentional impurities such as H.
  • the reactor conditions will vary by reactor type and design.
  • the growth described in the process steps above comprises only one set of conditions that has been found to be useful conditions for the growth of semipolar GaN. It was also discovered that these films will grow under a wide parameter space of pressure, temperature, gas flows, and etc., all of which will generate a planar semipolar nitride film.
  • the annealing temperature, time, and ambient environment may vary depending on the type of annealing system used (e.g., rapid thermal annealing versus tube furnace, etc.), the composition of the semipolar (Al,In,Ga,B)N semiconductor film (e.g., GaN versus Al 0.4 Ga 0.6 N), and the semipolar (Al,In,Ga,B)N semiconductor orientation (e.g., ⁇ 10 1 1 ⁇ versus ⁇ 11 2 2 ⁇ ).
  • the type of annealing system used e.g., rapid thermal annealing versus tube furnace, etc.
  • the composition of the semipolar (Al,In,Ga,B)N semiconductor film e.g., GaN versus Al 0.4 Ga 0.6 N
  • the semipolar (Al,In,Ga,B)N semiconductor orientation e.g., ⁇ 10 1 1 ⁇ versus ⁇ 11 2 2 ⁇ .
  • annealing may also be performed in-situ in the growth system through suitable control of the ambient gas and reactor temperature at sometime after the deposition of the p-type doped semipolar (Al,In,Ga,B)N semiconductor crystal.
  • the preferred embodiment described the growth of a GaN film on an AlGaN nucleation layer.
  • Other types of nucleation layers that result in a semipolar or nonpolar nitride film can be used.
  • the structure grown upon the nucleation layer may be comprised of multiple layers having varying or graded compositions.
  • the majority of nitride devices are comprised of heterostructures containing layers of dissimilar (Al,Ga,In,B)N composition.
  • the present invention can be used for the growth of any nitride alloy composition and any number of layers or combinations thereof.
  • Conductivity control is often used to fabricate functional semiconductor devices. The number of layers, composition, doping type and concentration, and growth conditions of these layers, and annealing parameters may be adjusted for the optimal fabrication and function of these semiconductor devices without differing from the intent and practice of this invention.
  • this invention refers specifically to p-type conductivity control in semipolar (Al,In,Ga,B)N semiconductors.
  • the invention covers any (Al,In,Ga,B)N film with a band structure differing from conventional polar nitride orientations. Therefore, this invention includes conductivity control in non-polar (Al,In,Ga,B)N films, such as m-plane or a-plane orientations.
  • the existing practice is to grow GaN with the c-plane normal to the surface. This plane has a spontaneous polarization and piezoelectric polarization, which are detrimental to device performance.
  • the advantage of semipolar over c-plane nitride films is the reduction in polarization and the associated increase in internal quantum efficiency for certain devices.
  • Nonpolar planes could be used to completely eliminate polarization effects in devices. However, these planes are quite difficult to grow, and thus nonpolar nitride devices are not currently in production.
  • the advantage of semipolar over nonpolar nitride films is the ease of growth. It has been found that semipolar planes have a large parameter space in which they will grow. For example, nonpolar planes will not grow at atmospheric pressure, but semipolar planes have been experimentally demonstrated to grow from 62.5 torr to 760 torr, and probably have an even wider range than that.
  • Another new feature of the invention results in p-type (Al,In,Ga,B)N films that exhibit both high hole concentrations >10 18 cm ⁇ 3 , while at the same time maintaining Hall mobilities of 8-14 cm 2 /V s.
  • the carrier concentration and mobility can be simultaneously increased or maximized, and are higher than for polar nitrides.
  • Traditional c-plane oriented p-type nitride semiconductor crystal exhibit much lower mobilities for equivalent hole concentrations.
  • the resulting product of hole mobility and concentration results in a higher conductivity for (Al,In,Ga,B)N semiconductor crystal fabricated using this invention.

Abstract

A method of controlled p-type conductivity in (Al,In,Ga,B)N semiconductor crystals. Examples include {10 11} GaN films deposited on {100} MgAl2O4 spinel substrate miscut in the <011> direction. Mg atoms may be intentionally incorporated in the growing semipolar nitride thin film to introduce available electronic states in the band structure of the semiconductor crystal, resulting in p-type conductivity. Other impurity atoms, such as Zn or C, which result in a similar introduction of suitable electronic states, may also be used.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a continuation under 35 U.S.C. §120 of co-pending and commonly-assigned U.S. Utility patent application Ser. No. 13/440,234, filed Apr. 5, 2012 by John F. Kaeding, Hitoshi Sato, Michael Iza, Hirokuni Asamizu, Hong Zhong, Steven P. DenBaars, and Shuji Nakamura, entitled “METHOD FOR CONDUCTIVITY CONTROL OF SEMIPOLAR (Al,In,Ga,B)N”, attorneys docket number 30794.166-US-C1 (2006-285), which application is a continuation under 35 U.S.C. §120 of co-pending and commonly-assigned U.S. Utility patent application Ser. No. 11/673,426, filed Feb. 9, 2007 by John F. Kaeding, Hitoshi Sato, Michael Iza, Hirokuni Asamizu, Hong Zhong, Steven P. DenBaars, and Shuji Nakamura, entitled “METHOD FOR CONDUCTIVITY CONTROL OF SEMIPOLAR (Al,In,Ga,B)N”, attorneys docket number 30794.166-US-U1 (2006-285), now U.S. Pat. No. 8,193,079, issued on Jun. 5, 2012, which application claims the benefit under 35 U.S.C. Section 119(e) of U.S. Provisional Patent Application Ser. No. 60/772,184, filed on Feb. 10, 2006 by John F. Kaeding, Hitoshi Sato, Michael Iza, Hirokuni Asamizu, Hong Zhong, Steven P. DenBaars and Shuji Nakamura, entitled “METHOD FOR CONDUCTIVITY CONTROL OF SEMIPOLAR (Al,In,Ga,B)N”, attorneys docket number 30794.166-US-P1 (2006-285);
  • all of which applications are incorporated by reference herein.
  • This application is related to the following co-pending and commonly-assigned applications:
  • U.S. Utility patent application Ser. No. 11/372,914 filed Mar. 10, 2006, by Troy J. Baker, Benjamin A. Haskell, Paul T. Fini, Steven P. DenBaars, James S. Speck, and Shuji Nakamura, entitled “TECHNIQUE FOR THE GROWTH OF PLANAR SEMI-POLAR GALLIUM NITRIDE,” attorneys docket number 30794.128-US-U1 (2005-471), now U.S. Pat. No. 7,220,324, issued on May 22, 2007, which application claims the benefit under 35 U.S.C. Section 119(e) of U.S. Provisional Patent Application Ser. No. 60/660,283, filed Mar. 10, 2005, by Troy J. Baker, Benjamin A. Haskell, Paul T. Fini, Steven P. DenBaars, James S. Speck, and Shuji Nakamura, entitled “TECHNIQUE FOR THE GROWTH OF PLANAR SEMI-POLAR GALLIUM NITRIDE,” attorneys docket number 30794.128-US-P1 (2005-471);
  • U.S. Utility patent application Ser. No. 11/444,946, filed Jun. 1, 2006, by Robert M. Farrell, Jr., Troy J. Baker, Arpan Chakraborty, Benjamin A. Haskell, P. Morgan Pattison, Rajat Sharma, Umesh K. Mishra, Steven P. DenBaars, James S. Speck, and Shuji Nakamura, entitled “TECHNIQUE FOR THE GROWTH AND FABRICATION OF SEMIPOLAR (Ga,Al, In, B)N THIN FILMS, HETEROSTRUCTURES, AND DEVICES,” attorneys docket number 30794.140-US-U1 (2005-668), now U.S. Pat. No. 7,846,757, issued on Dec. 7, 2010, which application claims the benefit under 35 U.S.C. Section 119(e) of U.S. Provisional Patent Application Ser. No. 60/686,244, filed Jun. 1, 2005, by Robert M. Farrell, Jr., Troy J. Baker, Arpan Chakraborty, Benjamin A. Haskell, P. Morgan Pattison, Rajat Sharma, Umesh K. Mishra, Steven P. DenBaars, James S. Speck, and Shuji Nakamura, entitled “TECHNIQUE FOR THE GROWTH AND FABRICATION OF SEMIPOLAR (Ga,Al,In,B)N THIN FILMS, HETEROSTRUCTURES, AND DEVICES,” attorneys docket number 30794.140-US-P1 (2005-668);
  • U.S. Utility patent application Ser. No. 11/486,224, filed Jul. 13, 2006, by Troy J. Baker, Benjamin A. Haskell, James S. Speck and Shuji Nakamura, entitled “LATERAL GROWTH METHOD FOR DEFECT REDUCTION OF SEMIPOLAR NITRIDE FILMS,” attorneys docket number 30794.141-US-U1 (2005-672), now U.S. Pat. No. 8,148,244, issued on Apr. 3, 2012, which application claims the benefit under 35 U.S.C. Section 119(e) of U.S. Provisional Patent Application Ser. No. 60/698,749, filed Jul. 13, 2005, by Troy J. Baker, Benjamin A. Haskell, James S. Speck, and Shuji Nakamura, entitled “LATERAL GROWTH METHOD FOR DEFECT REDUCTION OF SEMIPOLAR NITRIDE FILMS,” attorneys docket number 30794.141-US-P1 (2005-672);
  • U.S. Utility patent application Ser. No. 11/517,797, filed Sep. 8, 2006, by Michael Iza, Troy J. Baker, Benjamin A. Haskell, Steven P. DenBaars, and Shuji Nakamura, entitled “METHOD FOR ENHANCING GROWTH OF SEMIPOLAR (Al,In,Ga,B)N VIA METALORGANIC CHEMICAL VAPOR DEPOSITION,” attorneys docket number 30794.144-US-U1 (2005-772), now U.S. Pat. No. 7,575,947, issued on Aug. 18, 2009, which application claims the benefit under 35 U.S.C. Section 119(e) of U.S. Provisional Patent Application Ser. No. 60/715,491, filed Sep. 9, 2005, by Michael Iza, Troy J. Baker, Benjamin A. Haskell, Steven P. DenBaars, and Shuji Nakamura, entitled “METHOD FOR ENHANCING GROWTH OF SEMIPOLAR (Al,In,Ga,B)N VIA METALORGANIC CHEMICAL VAPOR DEPOSITION,” attorneys docket number 30794.144-US-P1 (2005-772);
  • U.S. Utility patent application Ser. No. 11/523,286, filed on Sep. 18, 2006, by Siddharth Rajan, Chang Soo Suh, James S. Speck and Umesh K. Mishra, entitled “N-POLAR ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE ENHANCEMENT-MODE FIELD EFFECT TRANSISTOR,” attorneys docket number 30794.148-US-U1 (2006-107), now U.S. Pat. No. 7,948,011, issued on May 24, 2011, which application claims the benefit under 35 U.S.C. Section 119(e) of U.S. Provisional Patent Application Ser. No. 60/717,996, filed on Sep. 16, 2005, by Siddharth Rajan, Chang Soo Suh, James S. Speck and Umesh K. Mishra, entitled “N-POLAR ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE ENHANCEMENT-MODE FIELD EFFECT TRANSISTOR,” attorneys docket number 30794.148-US-P1 (2006-107);
  • U.S. Utility patent application Ser. No. 11/655,573, filed on Jan. 19, 2007, by John F. Kaeding, Dong-Seon Lee, Michael Iza, Troy J. Baker, Hitoshi Sato, Benjamin A. Haskell, James S. Speck, Steven P. Denbaars and Shuji Nakamura, entitled “METHOD FOR IMPROVED GROWTH OF SEMIPOLAR (AL,IN,GA,B)N,” attorneys docket number 30794.150-US-U1 (2006-126), now U.S. Pat. No. 7,691,658, issued on Apr. 6, 2010, which application claims the benefit under 35 U.S.C. Section 119(e) of U.S. Provisional Patent Application Ser. No. 60/760,739, filed on Jan. 20, 2006, by John F. Kaeding, Michael Iza, Troy J. Baker, Hitoshi Sato, Benjamin A. Haskell, James S. Speck, Steven P. Denbaars and Shuji Nakamura, entitled “METHOD FOR IMPROVED GROWTH OF SEMIPOLAR (AL,IN,GA,B)N,” attorneys docket number 30794.150-US-P1 (2006-126);
  • U.S. Utility patent application Ser. No. 11/655,572 filed on Jan. 19, 2007, by Hitoshi Sato, John F. Kaeding, Michael Iza, Troy J. Baker, Benjamin A. Haskell, Steven P. DenBaars and Shuji Nakamura, entitled “METHOD FOR ENHANCING GROWTH OF SEMIPOLAR (Al,In,Ga,B)N VIA METALORGANIC CHEMICAL VAPOR DEPOSITION,” attorneys docket number 30794.159-US-U1 (2006-178), now U.S. Pat. No. 7,687,293, issued on Mar. 30, 2010, which application claims the benefit under 35 U.S.C. Section 119(e) of U.S. Provisional Patent Application Ser. No. 60/760,628 filed on Jan. 20, 2006, by Hitoshi Sato, John F. Kaeding, Michael Iza, Troy J. Baker, Benjamin A. Haskell, Steven P. DenBaars and Shuji Nakamura entitled “METHOD FOR ENHANCING GROWTH OF SEMIPOLAR (Al,In,Ga,B)N VIA METALORGANIC CHEMICAL VAPOR DEPOSITION”, attorneys docket number 30794.159-US-P1 (2006-178);
  • U.S. Provisional Patent Application Ser. No. 60/774,467, filed on Feb. 17, 2006, by Hong Zhong, John F. Kaeding, Rajat Sharma, James S. Speck, Steven P. DenBaars and Shuji Nakamura, entitled “METHOD FOR GROWTH OF SEMIPOLAR (Al,In,Ga,B) N OPTOELECTRONICS DEVICES,” attorneys docket number 30794.173-US-P1 (2006-422);
  • U.S. Provisional Patent Application Ser. No. 60/798,933, filed on May 9, 2006, by Arpan Chakraborty, Kwang-Choong Kim, Steven P. DenBaars, James S. Speck, and Umesh K. Mishra, entitled “TECHNIQUE FOR DEFECT REDUCTION IN NONPOLAR AND SEMIPOLAR GALLIUM NITRIDE FILMS USING IN-SITU SILICON NITRIDE NANOMASKING,” attorneys docket number 30794.180-US-P1 (2006-530);
  • U.S. Provisional Patent Application Ser. No. 60/809,774, filed on May 31, 2006, by Nicholas A. Fichtenbaum, Umesh K. Mishra, Carl J. Neufeld and Stacia Keller, entitled “OPTOELECTRONIC DEVICES FORMED BY REGROWTH ON N-POLAR NANOPILLAR AND NANOSTRIPE ARRAYS,” attorney's docket number 30794.182-US-P1 (2006-638);
  • U.S. Provisional Patent Application Ser. No. 60/822,600, filed on Aug. 16, 2006, by Michael Iza, Hitoshi Sato, Steven P. DenBaars, and Shuji Nakamura, entitled “METHOD FOR DEPOSITION OF MAGNESIUM DOPED (Al, In, Ga, B)N LAYERS,” attorneys docket number 30794.187-US-P1 (2006-678);
  • U.S. Provisional Patent Application Ser. No. 60/866,035, filed on Nov. 15, 2006, by Stacia Keller, Umesh K. Mishra, and Nicholas A. Fichtenbaum, entitled “METHOD FOR HETEROEPITAXIAL GROWTH OF HIGH-QUALITY N-FACE GaN, InN, and AIN AND THEIR ALLOYS BY METAL ORGANIC CHEMICAL VAPOR DEPOSITION,” attorneys docket number 30794.207-US-P1 (2007-121);
  • U.S. Provisional Patent Application Ser. No. 60/869,540, filed on Dec. 11, 2006, by Steven P. DenBaars, Mathew C. Schmidt, Kwang Choong Kim, James S. Speck and Shuji Nakamura, entitled “NON-POLAR (M-PLANE) AND SEMI-POLAR EMITTING DEVICES,” attorneys docket number 30794.213-US-P1 (2007-317); and
  • U.S. Provisional Patent Application Ser. No. 60/869,701, filed on Dec. 12, 2006, by Kwang Choong Kim, Mathew C. Schmidt, Feng Wu, Asako Hirai, Melvin B. McLaurin, Steven P. DenBaars, Shuji Nakamura and James S. Speck, entitled “CRYSTAL GROWTH OF M-PLANE AND SEMIPOLAR PLANES OF (Al, In, Ga, B)N ON VARIOUS SUBSTRATES,” attorneys docket number 30794.214-US-P1 (2007-334); which applications are incorporated by reference herein.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • This invention is related to a method for conductivity control of (Al,In,Ga,B)N.
  • 2. Description of the Related Art (Note: This application references a number of different publications and patents as indicated throughout the specification by one or more reference numbers within brackets, e.g., [x]. A list of these different publications and patents ordered according to these reference numbers can be found below in the section entitled “References.” Each of these publications and patents is incorporated by reference herein.)
  • The usefulness of gallium nitride (GaN) and its ternary and quaternary compounds, incorporating aluminum and indium (AlGaN, InGaN, AlInGaN), has been well established for fabrication of visible and ultraviolet optoelectronic devices and high-power electronic devices. These devices are typically grown epitaxially using growth techniques including molecular beam epitaxy (MBE), metalorganic chemical vapor deposition (MOCVD), and hydride vapor phase epitaxy (HVPE).
  • Semiconductor optoelectronic devices typically rely on the transition of electrons between filled and unfilled electronic states, with the subsequent emission or absorption of photons of light. State-of-the-art optoelectronic devices, such as light emitting diodes (LEDs), laser diodes (LDs), or photovoltaic cells, incorporate a semiconductor diode junction. A diode junction results from a transition within or between regions of the semiconductor with differing n- and p-type carriers. An n-type semiconductor refers to a material with a net excess of free charge carriers within the conduction band of the semiconductor crystal. A p-type semiconductor refers to a material with a net excess of free charge carriers within the valence band of the semiconductor crystal. Therefore, the fabrication of optoelectronic semiconductor devices depends on the ability to intentionally modulate the concentration and type of free charge carrier within or between regions of the semiconductor crystal.
  • GaN and its alloys are most stable in the hexagonal wurtzite crystal structure, in which the structure is described by two (or three) equivalent basal plane axes that are rotated 120° with respect to each other (the a-axes), all of which are perpendicular to a unique c-axis. Group III and nitrogen atoms occupy alternating c-planes along the crystal's c-axis. The symmetry elements included in the wurtzite structure dictate that III-nitrides possess a bulk spontaneous polarization along this c-axis, and the wurtzite structure exhibits piezoelectric polarization.
  • Current nitride technology for electronic and optoelectronic devices employs nitride films grown along the polar c-direction. However, conventional c-plane quantum well structures in III-nitride based optoelectronic and electronic devices suffer from the undesirable quantum-confined Stark effect (QCSE), due to the existence of strong piezoelectric and spontaneous polarizations. The strong built-in electric fields along the c-direction cause spatial separation of electrons and holes that in turn give rise to restricted carrier recombination efficiency, reduced oscillator strength, and red-shifted emission.
  • One approach to eliminating the spontaneous and piezoelectric polarization effects in GaN optoelectronic devices is to grow the devices on nonpolar planes of the crystal. Such planes contain equal numbers of Ga and N atoms and are charge-neutral. Furthermore, subsequent nonpolar layers are crystallographically equivalent to one another so the crystal will not be polarized along the growth direction. Two such families of symmetry-equivalent nonpolar planes in GaN are the {11 20} family, known collectively as a-planes, and the {1 100} family, known collectively as m-planes. Unfortunately, despite advances made by researchers at the University of California, the assignee of the present invention, growth of nonpolar nitrides remains challenging and has not yet been widely adopted in the III-nitride industry.
  • Another approach to reducing or possibly eliminating the polarization effects in GaN optoelectronic devices is to grow the devices on semipolar planes of the crystal. The term semipolar planes can be used to refer to a wide variety of planes that possess two nonzero h, i, or k Miller indices, and a nonzero 1 Miller index. Some commonly observed examples of semipolar planes in c-plane GaN heteroepitaxy include the {11 22 }, {10 11}, and {10 13} planes, which are found in the facets of pits. These planes also happen to be the same planes that the authors have grown in the form of planar films. Other examples of semipolar planes in the würtzite crystal structure include, but are not limited to, {10 12},{20 21}, and {10 114}. The nitride crystal's polarization vector lies neither within such planes or normal to such planes, but rather lies at some angle inclined relative to the plane's surface normal. For example, the {10 11} and {10 13} planes are at 62.98° and 32.06° to the c-plane, respectively.
  • In addition to spontaneous polarization, the second form of polarization present in nitrides is piezoelectric polarization. This occurs when the material experiences a compressive or tensile strain, as can occur when (Al, In, Ga, B)N layers of dissimilar composition (and therefore different lattice constants) are grown in a nitride heterostructure. For example, a thin AlGaN layer on a GaN template will have in-plane tensile strain, and a thin InGaN layer on a GaN template will have in-plane compressive strain, both due to poor lattice matching to the GaN. Therefore, for an InGaN quantum well on GaN, the piezoelectric polarization will point in the opposite direction than that of the spontaneous polarization of the InGaN and GaN. For an AlGaN layer latticed matched to GaN, the piezoelectric polarization will point in the same direction as that of the spontaneous polarization of the AlGaN and GaN.
  • Nakamura, et al. developed the first high quality p-type GaN material using magnesium (Mg) doping and a subsequent thermal annealing step. Both this technique and subsequent improvements by other researchers are described in references [1,2,3]. However, these techniques use GaN films grown along the polar [0001] direction. The advantage of using semipolar planes over c-plane nitrides is that the total polarization will be reduced. There may even be zero polarization for specific alloy compositions on specific planes. What is most important is that the polarization be reduced compared to that of c-plane nitride structures. Therefore, significant improvements may be made using semipolar growth orientations which alter the band structure, and therefore the conductivity, of the semiconductor crystal.
  • Conventional c-plane oriented nitride semiconductor crystals doped with Mg have p-type carrier concentrations approximately 100 times lower than the Mg dopant concentration due to the electronic band structure of the doped, polar nitride crystal. However, the present invention results in semipolar nitride semiconductor crystals with a p-type carrier concentration only a factor of 10 lower than the Mg dopant concentration. In other words, the doping concentration can be dramatically increased compared to that of polar nitride crystals. This enhanced Mg activation makes the present invention superior to conventional polar nitride p-type doping techniques. Another new feature of the invention results in p-type (Al,In,Ga,B)N films that exhibit both high hole concentrations >1018 cm−3, while at the same time maintaining Hall mobilities of 8-14 cm2/Vs. In other words, the carrier concentration and mobility can be simultaneously increased or maximized, and are higher than for polar nitrides. Traditional c-plane oriented p-type nitride semiconductor crystal exhibits much lower mobilities for equivalent hole concentrations. The resulting product of hole mobility and concentration results in a higher conductivity for (Al,In,Ga,B)N semiconductor crystal fabricated using this invention.
  • The present invention allows for p-type conductivity control in nitride (Al,In,Ga,B)N semiconductor crystals. Although p-type conductivity control has been previously reported for nitride semiconductors, the use of the semipolar and nonpolar planes to control the p-type conductivity in a nitride semiconductor has not been disclosed.
  • SUMMARY OF THE INVENTION
  • The present invention discloses a method for enhancing or tailoring conductivity properties in a nitride device or semiconductor nitride comprising fabricating the nitride device or semiconductor nitride using a doped semipolar or nonpolar nitride semiconductor. The enhancing or tailoring may comprise tailoring band structure, improved conductivity control, increasing dopant activation by increasing the number of dopants that contribute to carrier concentration, simultaneously increasing carrier concentration and mobility and thereby increasing conductivity, reducing hole mass, introducing degrees of freedom or anisotropic in-plane electronic properties, or reducing unintentional impurities. Thus, the present invention describes a method for controlling the conductivity of device-quality nitride semiconductor crystals. The semipolar or nonpolar orientation of the nitride semiconductor results in improved conductivity control relative to typical polar [0001] nitride semiconductors, higher carrier concentration and higher mobility than polar nitride semiconductors. The doped semipolar or nonpolar nitride semiconductor may be p-type doped for enhancing or tailoring the p-type conductivity properties of the nitride device or semiconductor nitride.
  • The present invention also discloses a method for growing semipolar or nonpolar nitride, comprising controlling conductivity, for example p-type conductivity, of the semipolar or nonpolar nitride semiconductor by varying a miscut angle of the miscut substrate and depositing the semipolar or non polar nitride semiconductor on a miscut substrate. The miscut substrate may be a {100} MgAl2O4 spinel substrate miscut in a <011> direction.
  • The semipolar nitride semiconductor may comprise {10 11} gallium nitride (GaN), or the semipolar nitride semiconductor may comprise {10 13} or {11 22} semipolar (Al,In,Ga,B)N. The nonpolar nitride semiconductor may comprise a-plane or m-plane nonpolar (Al, In, Ga, B)N.
  • The method may comprise incorporating dopants either intentionally or unintentionally in the nitride semiconductor during the deposition step. The dopants may comprise Silicon (Si), Magnesium (Mg), Zinc (Zn) or Carbon (C). The unintentional dopant may be hydrogen with a concentration of less than 1×1019 cm−3.
  • The method may further comprise performing a subsequent thermal annealing step, after the deposition step, which alters a concentration of unintentional impurity atoms, such as hydrogen, within the semipolar nitride semiconductor, and results in an improvement in the conductivity of the semipolar nitride semiconductor crystals.
  • The present invention also discloses a semipolar or nonpolar nitride semiconductor incorporating one or more dopants for modulating the conductivity of the semipolar or nonpolar nitride semiconductor. The dopants may impart a p-type conductivity to the semipolar or nonpolar nitride semiconductor and the semipolar or nonpolar nitride semiconductor may comprise a hole concentration greater than 1018 cm−3 while maintaining a Hall mobility of at least 8 cm2/V s. The dopants, typically magnesium, impart a p-type conductivity to the semipolar or nonpolar nitride semiconductor and the semipolar or nonpolar nitride semiconductor may comprise a carrier concentration at most 10 times lower than the dopant concentration.
  • The present invention also allows the fabrication of practical semipolar or nonpolar nitride devices, such as light emitting diodes and laser diodes.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Referring now to the drawings in which like reference numbers represent corresponding parts throughout:
  • FIG. 1 is a flowchart that illustrates the method of the present invention and the preferred embodiment which comprises a MOCVD process for the growth of semipolar GaN thin films on a spinel substrate.
  • FIG. 2 is a graph showing Cp2Mg flow versus Mg concentration.
  • FIG. 3 is a graph showing Mg concentration versus H concentration.
  • FIG. 4 is a graph showing Mg concentration versus hole concentration.
  • FIG. 5 is a graph showing anneal temperature versus carrier density and mobility, for a constant magnesium concentration, where the data points represented by squares are carrier density and the data points represented by diamonds are mobility.
  • FIG. 6 is a graph showing miscut angle of spinel {100} MgAl2O4, away from the <011> plane, versus carrier concentration and mobility, at a constant magnesium concentration, where the data points represented by squares are mobility and the data points represented by diamonds are carrier concentration.
  • DETAILED DESCRIPTION OF THE INVENTION
  • In the following description of the preferred embodiment, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration a specific embodiment in which the invention may be practiced. It is to be understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the present invention.
  • Overview
  • The present invention comprises a method of controlled p-type conductivity in (Al,In,Ga,B)N semiconductor crystals by doping of a semipolar nitride crystal. Examples of such control have been demonstrated using {10 11} GaN films deposited on {100} MgAl2O4 spinel substrates miscut in the <011> direction. In one embodiment of the invention, magnesium atoms are intentionally incorporated in the growing semipolar nitride film to introduce available electronic states in the band structure of the semiconductor crystal, resulting in p-type conductivity. Other impurity atoms, such as Zinc (Zn) or Carbon (C), which result in a similar introduction of suitable electronic states, may also be used.
  • Technical Description
  • In one embodiment, the {10 11} GaN films are grown using a commercially available MOCVD system. A general outline of growth parameters for {10 11} GaN is a pressure between 10 torr and 1000 torr, and a temperature between 400° C. and 1400° C. This variation in pressure and temperature is indicative of the stability of the growth of GaN using a suitable substrate. The epitaxial relationships and conditions should hold true regardless of the type of reactor. However, the reactor conditions for growing these planes will vary according to individual reactors and growth methods (HVPE, MOCVD, and MBE, for example). Bis(cyclopentadienyl) magnesium (Cp2Mg) may be used as the source of Mg dopant atoms. Other suitable sources of impurity atoms may be used and the source selection may be determined in part on the growth technique used. For example, an elemental Mg source may be used as a dopant source for conductivity control of semipolar nitride semiconductors grown by MBE. The choice of dopant source and growth technique may be varied without departing from the scope of this invention.
  • The concentration of impurity dopant atoms in the growing semiconductor film may be controlled by one knowledgeable in the art of semiconductor growth through a suitable modification of the growth conditions. For example, the concentration of Mg, [Mg], in a semipolar GaN crystal grown by MOCVD may be altered by changing the ratio of Ga:Mg metalorganic precursor molecules. Additional, but non-exclusive, techniques include intentionally varying the growth rate, pressure, temperature or ambient gas composition.
  • During the growth of the semipolar crystal, additional impurity atoms may be either intentionally or unintentionally incorporated in the semiconductor crystal. Some of these atoms may interact with intentional dopant atoms to alter the electrical activity of the dopant atom, affecting conductivity control. For example, it is known that interaction between hydrogen (H) and Mg in [0001] oriented GaN crystals prevents p-type conductivity. However, if the H-containing semiconductor crystal is placed in an H deficient environment, and suitable thermal energy is provided, the H will diffuse out of the nitride crystal resulting in p-type conductivity. This process is known as activation.
  • The band structure of (Al,In,Ga,B)N semiconductor crystals along a semipolar crystal direction results in a variation in the electrical behavior p-type dopant atoms relative to (Al,In,Ga,B)N grown along polar crystal directions. Therefore, the present invention describes a method of conductivity control in nitride crystals by doping and activating semipolar (Al,In,Ga,B)N semiconductor crystals.
  • Process Steps
  • FIG. 1 illustrates the steps of the MOCVD process for the growth on semipolar GaN thin films on a spinel substrate according to the preferred embodiment of the present invention. FIG. 1 also illustrates a method for enhancing or tailoring conductivity properties in nitride devices comprising fabricating the nitride device using a doped semipolar nitride semiconductor.
  • Block 100 represents the step of loading a substrate into a reactor, for example an MOCVD reactor. The substrate may or may not have a miscut. Any suitable substrate for the deposition of nitrides may be used.
  • Block 102 represents the step of heating the substrate, for example under hydrogen and/or nitrogen and/or ammonia.
  • Block 104 represents the optional step of depositing a nucleation or buffer layer on the substrate. The nucleation layer can be made of any suitable material for the growth of semiconductor nitrides.
  • Block 106 represents the step of depositing and doping, for example with Mg, a semipolar nitride semiconductor, for example, a GaN film, on the nucleation layer, or directly on the substrate.
  • Block 108 represents the step of cooling the semipolar nitride.
  • Block 110 represents the step of annealing the semipolar nitride, for example in a Hydrogen (H) deficient ambient gas.
  • Block 112 represents the result of this method, a semipolar nitride semiconductor incorporating one or more dopants for modulating the conductivity of the semipolar nitride semiconductor, for example, a doped p-type semipolar (Al,Ga,In,B)N film. A device may also be fabricated using the method of FIG. 1. Steps may be added or omitted as desired.
  • As an example, for the growth of {10 11} GaN, a (100) spinel substrate is used with a miscut in the <011> direction. The substrate is loaded into an MOCVD reactor, as represented in Block 100. The heater is turned on and ramped to a set point temperature of 1025° C. under conditions to encourage nitridization of the surface of the substrate, as represented in Block 102. Generally, nitrogen and/or hydrogen and/or ammonia are flowed over the substrate at atmospheric pressure. Once the set point temperature is reached, the ammonia flow is set to 0.1 to 3.0 slpm. After 1 to 20 minutes, the reactor set point temperature is maintained at 1025° C., the reactor pressure is reduced to 76 torr, and 0 to 3 sccm of Trimethylgallium (TMGa) and/or 20 sccm of Trimethylaluminum (TMAl) are introduced into the reactor to initiate the AlxGa1-xN buffer or nucleation layer growth, as represented in Block 104. After 1-40 minutes, the AlxGa1-xN nucleation layer reaches the desired thickness. At this point, the TMAl flow is shut off, the measured heater temperature is decreased to 975° C., the reactor pressure is increased to 760 torr, and the TMGa flow is increased to 9.5 sccm for approximately 1 to 4 hours of GaN growth, as represented in Block 106. At any time during the step represented by Block 106, an additional flow of Cp2Mg may be started to produce p-type GaN. The flow of Cp2Mg is typically varied from greater than 0 and up to 0.3 nmol/min, depending on the [Mg] concentration desired in the growing film. Once the desired p-type GaN thickness is achieved, the Cp2Mg flow is interrupted. Once the desired total GaN thickness is achieved, the TMGa flow is interrupted and the reactor is cooled down, as represented in Block 108, while flowing ammonia and/or nitrogen and/or hydrogen to preserve the GaN film.
  • The method of magnesium incorporation described herein results in a magnesium concentration incorporated in the crystal of less than 5×1019 cm−3 as measured by secondary ion mass spectroscopy (SIMS). The magnesium concentration changes linearly with the flow of Cp2Mg over the range investigated, as shown in FIG. 2, which is a graph showing Cp2Mg flow versus Mg concentration.
  • After cooling, the GaN may exhibit p-type conductivity. The conductivity of the semipolar GaN crystal may be enhanced by a subsequent thermal annealing step. The film is removed from the MOCVD reactor and annealed at a temperature of 550° C.-850° C. for 15 minutes. The annealing environment contains a hydrogen deficient ambient gas, such as an inert gas, such as nitrogen or argon, and/or oxygen, relative to the GaN semipolar crystal. Although the concentration of H increases with increasing Mg concentration, post-growth annealing results in a residual H concentration in the p-type semipolar nitride semiconductor layer(s) of less than 1×1019 cm−3, as shown in FIG. 3, which is a graph showing Mg concentration versus H concentration.
  • Hall effect measurements, using the van der Pauw geometry, indicate p-type conductivity of the resulting Mg doped semipolar GaN films. The hole concentration decreases linearly as a function of magnesium concentration from approximately 2.5×1018 cm−3 to less than 1×1018 cm−3, as shown in FIG. 4, which is a graph showing Mg concentration [Mg] versus hole concentration.
  • Optimization of the post growth annealing temperature increases the hole concentration at a constant Mg concentration. Additionally, the measured Hall mobility of the p-type semipolar nitride films varies from approximately 8 cm2/V s to 14 cm2/V s. FIG. 5 is a graph showing anneal temperature versus carrier density and mobility, i.e., the effect of annealing temperature on hole concentration and Hall mobility at a constant [Mg], which indicates an optimal annealing temperature of between 550° C.-850° C.
  • Finally, the crystal quality and film morphology of heteroepitaxially grown semipolar nitride semiconductor films may be improved through the intentional miscut of the starting substrate. Correspondingly, the use of a miscut substrate increases the hole concentration, at a constant [Mg], from less than 5×1017 cm−3 to 2×1018 cm−3, for an increase in the miscut angle from nominally flat to 1.0°. Further increases in miscut angle do not improve the hole concentration, as shown in FIG. 6, which is a graph showing miscut angle versus carrier concentration and mobility, i.e., the effect of the template miscut angle on the hole concentration and Hall mobility at a constant [Mg].
  • Thus, FIGS. 1-6 illustrate a method for enhancing or tailoring conductivity properties in nitride devices comprising fabricating the nitride device using a doped semipolar nitride semiconductor.
  • Possible Modifications and Variations
  • The scope of this invention covers more than just the particular examples cited herein. For example, this invention is pertinent to all nitrides on any semipolar and nonpolar planes, where it is desirable to achieve p-type conductivity. The controllable conductivity of nitride films has been demonstrated herein by use of a semipolar orientation. However, the methods disclosed herein are suitable for use with any semipolar and nonpolar (Al,In,Ga,B)N. For example, these methods and techniques may be used to achieve controllable p-type conductivity in nonpolar or {10 13} or {11 22} semipolar (Al,In,Ga,B)N semiconductor crystals.
  • Although this specification refers specifically to the heteroepitaxial growth of semipolar nitride layers by MOCVD, the present invention pertains to any growth technique or method of obtaining semipolar or nonpolar nitride semiconductor crystals with a controllable p-type conductivity. For example, p-type semipolar nitride semiconductor crystals could also be grown by MBE, using elemental Mg as the dopant source. Additionally, although Mg is used as the p-type dopant atom, other dopant atoms, given a suitable electronic structure, may also be used, for example Zn. These examples and other possibilities still incur all of the benefits of planar semipolar p-type semiconductor crystals.
  • Although this specification describes a post-growth annealing step that is used to maximize p-type conductivity of the p-type semipolar crystal films, post-growth annealing may not be necessary for conductivity control of all semipolar (Al,In,Ga,B)N semiconductor crystals. For example, some growth techniques, such as MBE or hydrogen deficient growth environments, may result in residual H concentrations less than 1019 cm−3 prior to annealing.
  • Additionally, variations in the electronic band structure of semipolar (Al,In,Ga,B)N and/or variations in the electronic states introduced within those crystals by varying doping atoms, may render these semipolar semiconductor films insensitive to unintentional impurities such as H.
  • The reactor conditions will vary by reactor type and design. The growth described in the process steps above comprises only one set of conditions that has been found to be useful conditions for the growth of semipolar GaN. It was also discovered that these films will grow under a wide parameter space of pressure, temperature, gas flows, and etc., all of which will generate a planar semipolar nitride film.
  • The annealing temperature, time, and ambient environment may vary depending on the type of annealing system used (e.g., rapid thermal annealing versus tube furnace, etc.), the composition of the semipolar (Al,In,Ga,B)N semiconductor film (e.g., GaN versus Al0.4Ga0.6N), and the semipolar (Al,In,Ga,B)N semiconductor orientation (e.g., {10 1 1} versus {11 22}). Additionally, although the method employed herein uses a secondary annealing system, annealing may also be performed in-situ in the growth system through suitable control of the ambient gas and reactor temperature at sometime after the deposition of the p-type doped semipolar (Al,In,Ga,B)N semiconductor crystal.
  • The preferred embodiment described the growth of a GaN film on an AlGaN nucleation layer. Other types of nucleation layers that result in a semipolar or nonpolar nitride film can be used. However, the structure grown upon the nucleation layer may be comprised of multiple layers having varying or graded compositions. The majority of nitride devices are comprised of heterostructures containing layers of dissimilar (Al,Ga,In,B)N composition. The present invention can be used for the growth of any nitride alloy composition and any number of layers or combinations thereof. Conductivity control is often used to fabricate functional semiconductor devices. The number of layers, composition, doping type and concentration, and growth conditions of these layers, and annealing parameters may be adjusted for the optimal fabrication and function of these semiconductor devices without differing from the intent and practice of this invention.
  • Further, although the primary benefits of this invention are realized in the control of p-type conductivity, additional dopants, such as Si may be used to achieve n-type conductivity. The altered symmetry and band structure of semipolar (Al,In,Ga,B)N may also result in improved n-type conductivity in a manner described by this invention. Finally, this invention refers specifically to p-type conductivity control in semipolar (Al,In,Ga,B)N semiconductors. However, the invention covers any (Al,In,Ga,B)N film with a band structure differing from conventional polar nitride orientations. Therefore, this invention includes conductivity control in non-polar (Al,In,Ga,B)N films, such as m-plane or a-plane orientations.
  • Advantages and Improvements
  • The existing practice is to grow GaN with the c-plane normal to the surface. This plane has a spontaneous polarization and piezoelectric polarization, which are detrimental to device performance. The advantage of semipolar over c-plane nitride films is the reduction in polarization and the associated increase in internal quantum efficiency for certain devices.
  • Nonpolar planes could be used to completely eliminate polarization effects in devices. However, these planes are quite difficult to grow, and thus nonpolar nitride devices are not currently in production. The advantage of semipolar over nonpolar nitride films is the ease of growth. It has been found that semipolar planes have a large parameter space in which they will grow. For example, nonpolar planes will not grow at atmospheric pressure, but semipolar planes have been experimentally demonstrated to grow from 62.5 torr to 760 torr, and probably have an even wider range than that.
  • Practical electronic devices, such as high efficiency light emitting diodes for solid state lighting applications, laser diodes, bipolar transistors, and photovoltaic cells, require the controlled fabrication of semiconductor crystals with selected regions containing n-type or p-type majority carriers. The present invention allows the advantages of semipolar and/or nonpolar (Al,In,Ga,B)N semiconductor crystals to be combined with the controllable conductivity currently used in conventional polar (Al,In,Ga,B)N to produce optoelectronic and electronic devices.
  • Conventional c-plane oriented nitride semiconductor crystals doped with Mg have p-type carrier concentrations approximately 100 times lower than the Mg dopant concentration due to the electronic band structure of the doped, polar nitride crystal. However, the present invention results in semipolar nitride semiconductor crystals with a p-type carrier concentration only a factor of 10 lower than the Mg dopant concentration. In other words, the doping concentration can be dramatically increased compared to that of polar nitride crystals. This enhanced Mg activation makes the present invention superior to conventional polar nitride p-type doping techniques. Another new feature of the invention results in p-type (Al,In,Ga,B)N films that exhibit both high hole concentrations >1018 cm−3, while at the same time maintaining Hall mobilities of 8-14 cm2/V s. In other words, the carrier concentration and mobility can be simultaneously increased or maximized, and are higher than for polar nitrides. Traditional c-plane oriented p-type nitride semiconductor crystal exhibit much lower mobilities for equivalent hole concentrations. The resulting product of hole mobility and concentration results in a higher conductivity for (Al,In,Ga,B)N semiconductor crystal fabricated using this invention.
  • Further, conventional c-plane oriented nitride semiconductor crystals exhibit isotropic in-plane electronic properties, such as conductivity. However, the reduced symmetry of semipolar nitride semiconductors results in anisotropic in-plane electronic properties. Therefore, it is expected that the conductivity along two orthogonal in-plane lattice directions in a semipolar (Al,In,Ga,B)N device structure will be different. This difference will allow the designer new degrees of freedom in device designs for current spreading, current injection, heat dissipation and light extraction.
  • Finally, the differing electronic band structure of (Al,In,Ga,B)N semiconductor crystals along semipolar directions results in a lighter hole mass. This, in turn, will lead to higher conductivity, and improved light emitting diode and laser diode performance, relative to conventional polar nitride crystal orientations.
  • The advantages described in this section also hold true for nonpolar nitrides, since the conductivity properties of semipolar and nonpolar nitrides are very similar. The use of a semipolar or nonpolar plane in order to control the conductivity is novel. Thus, the methods described herein can also be extended to nonpolar semiconductor nitrides.
  • REFERENCES
  • The following references are incorporated by reference herein:
  • [1] S. Nakamura, T. Mukai, M. Senoh, and N. Iwasa, Jpn. J. Appl. Phys., Vol. 31 (1992), pp. L139-L142.
  • [2] I. Waki, H. Fujioka, M. Oshima, H. Miki, and A Fukizawa, Appl. Phys. Lett. 78 2899 (2001).
  • [3] U.S. Pat. No. 5,306,662, issued Apr. 26, 1994, to S. Nakamura, et al., entitled “Method of manufacturing P-type compound semiconductor.”
  • CONCLUSION
  • This concludes the description of the preferred embodiment of the present invention. The foregoing description of one or more embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.

Claims (25)

What is claimed is:
1. A method of fabricating a semipolar or nonpolar III-nitride semiconductor, comprising:
controlling a p-type conductivity of the semipolar or nonpolar III-nitride semiconductor, by controlling a hole concentration and a hole mobility in the semipolar or nonpolar III-nitride semiconductor, wherein the hole concentration is approximately at least 10 percent of an acceptor impurity concentration in the semipolar or nonpolar III-nitride semiconductor.
2. The method of claim 1, wherein the III-nitride semiconductor is the semipolar III-nitride semiconductor.
3. The method of claim 1, wherein the III-nitride semiconductor is deposited on a miscut substrate, the method further comprising selecting a miscut angle of a miscut substrate, in order to obtain the desired hole concentration and hole mobility.
4. The method of claim 1, wherein the III-nitride semiconductor is the nonpolar III-nitride semiconductor.
5. The method of claim 1, wherein the fabricating further comprises incorporating dopants either intentionally or unintentionally in the semipolar or nonpolar III-nitride semiconductor.
6. The method of claim 5, wherein the doping comprises varying a flow of Cp2Mg during doping and the flow is varied between 0 and 0.3 μmol/minute.
7. The method of claim 5, further comprising performing a subsequent thermal annealing step, after growing and doping the III-nitride semiconductor, that alters a concentration of unintentional impurity atoms within the III-nitride semiconductor, and results in an improvement in conductivity of the III-nitride semiconductor.
8. The method of claim 7, wherein the annealing is to a temperature between 550° C.-850° C.
9. The method of claim 7, wherein the annealing is above 800° C. or at a temperature such that the hole mobility is at least 8 cm2/V s.
10. The method of claim 1, wherein the semipolar or nonpolar III-nitride semiconductor is Gallium Nitride and the hole concentration is 10-100% of the acceptor impurity concentration.
11. The method of claim 1, further comprising:
(a) fabricating the semiconductor III-nitride using an acceptor impurity doped semipolar or nonpolar III-nitride semiconductor; and
(b) controlling the hole concentration and the hole mobility of the acceptor impurity doped semipolar or nonpolar III-nitride semiconductor, thereby controlling the concentration of the acceptor impurity.
12. A semipolar or nonpolar III-nitride semiconductor, comprising:
a p-type conductivity based on a controlled hole mobility and a hole concentration in the semipolar or nonpolar III-nitride semiconductor, wherein the hole concentration is approximately at least 10 percent of an acceptor impurity concentration in the semipolar or nonpolar III-nitride semiconductor.
13. The semiconductor of claim 12, wherein the III-nitride semiconductor is the nonpolar III-nitride semiconductor.
14. The semiconductor of claim 12, wherein the III-nitride semiconductor is the semipolar III-nitride semiconductor.
15. The semiconductor of claim 14, wherein the semipolar III-nitride semiconductor comprises Gallium Nitride (GaN).
16. The semiconductor of claim 15, wherein the semipolar GaN comprises {10-1-3}, {10-1-1},{10-12}, {20-21}, {10-14}, or {11-22} GaN.
17. The semiconductor of claim 15, wherein the semipolar GaN comprises {10-1-3} GaN.
18. The semiconductor of claim 15, wherein the semipolar GaN comprises {10-11} GaN.
19. The semiconductor of claim 12, wherein the III-nitride semiconductor comprises has the hole mobility of at least 8 cm2/V s.
20. The semiconductor of claim 19, further comprising a hole mobility of 8-14 cm2/V s.
21. The semiconductor of claim 12, wherein the III-nitride semiconductor is fabricated using a process comprising:
growing the semipolar or nonpolar III-nitride semiconductor by Metal Organic Chemical Vapor Deposition on a substrate crystal orientation, comprising:
selecting and flowing gas flows chosen from a plurality of nitrogen, hydrogen, ammonia, Trimethylgallium (TMGa), and Trimethylaluminum (TMAl),
setting a pressure between 10 torr and 1000 torr, and
setting a temperature between 400° C. and 1400° C.;
controlling a Cp2Mg flow during the growing, thereby doping the semipolar or nonpolar III-nitride semiconductor; and
annealing the semipolar or nonpolar III-nitride semiconductor in a hydrogen deficient gas for an anneal time.
22. The semiconductor of claim 12, wherein:
the semipolar or nonpolar III-nitride semiconductor is Gallium Nitride,
the hole concentration is at least as high as a hole concentration in a semipolar or nonpolar III-nitride semiconductor fabricated using a process comprising:
growing the semipolar or nonpolar III-nitride semiconductor by Metal Organic Chemical Vapor Deposition on a substrate crystal orientation, comprising:
selecting and flowing gas flows chosen from a plurality of nitrogen, hydrogen, ammonia, Trimethylgallium (TMGa), and Trimethylaluminum (TMAl),
setting a pressure between 10 torr and 1000 torr, and
setting a temperature between 400° C. and 1400° C.;
controlling a Cp2Mg flow during the growing, thereby doping the semipolar or nonpolar III-nitride semiconductor; and
annealing the semipolar or nonpolar III-nitride semiconductor in a hydrogen deficient gas for an anneal time to a temperature between 550° C.-850° C.
23. The semiconductor of claim 12, wherein the semipolar or nonpolar III-nitride semiconductor is Gallium Nitride and the hole concentration is 10-100% of the acceptor impurity concentration.
24. The semiconductor of claim 12, wherein the hole concentration is at least 1018 cm−3.
25. A method of fabricating a III-nitride semiconductor, comprising:
doping an acceptor impurity into a nonpolar or semipolar III-nitride semiconductor; and
performing a subsequent thermal annealing step, resulting in an improvement in a conductivity of the acceptor impurity doped nonpolar or semipolar III-nitride semiconductor.
US14/205,947 2006-02-10 2014-03-12 METHOD FOR CONDUCTIVITY CONTROL OF (Al,In,Ga,B)N Abandoned US20140191244A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/205,947 US20140191244A1 (en) 2006-02-10 2014-03-12 METHOD FOR CONDUCTIVITY CONTROL OF (Al,In,Ga,B)N

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US77218406P 2006-02-10 2006-02-10
US11/673,426 US8193079B2 (en) 2006-02-10 2007-02-09 Method for conductivity control of (Al,In,Ga,B)N
US13/440,234 US8709925B2 (en) 2006-02-10 2012-04-05 Method for conductivity control of (Al,In,Ga,B)N
US14/205,947 US20140191244A1 (en) 2006-02-10 2014-03-12 METHOD FOR CONDUCTIVITY CONTROL OF (Al,In,Ga,B)N

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/440,234 Continuation US8709925B2 (en) 2006-02-10 2012-04-05 Method for conductivity control of (Al,In,Ga,B)N

Publications (1)

Publication Number Publication Date
US20140191244A1 true US20140191244A1 (en) 2014-07-10

Family

ID=38372037

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/673,426 Active 2028-10-16 US8193079B2 (en) 2006-02-10 2007-02-09 Method for conductivity control of (Al,In,Ga,B)N
US13/440,234 Active US8709925B2 (en) 2006-02-10 2012-04-05 Method for conductivity control of (Al,In,Ga,B)N
US14/205,947 Abandoned US20140191244A1 (en) 2006-02-10 2014-03-12 METHOD FOR CONDUCTIVITY CONTROL OF (Al,In,Ga,B)N

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US11/673,426 Active 2028-10-16 US8193079B2 (en) 2006-02-10 2007-02-09 Method for conductivity control of (Al,In,Ga,B)N
US13/440,234 Active US8709925B2 (en) 2006-02-10 2012-04-05 Method for conductivity control of (Al,In,Ga,B)N

Country Status (5)

Country Link
US (3) US8193079B2 (en)
EP (1) EP1984940A4 (en)
JP (3) JP5684455B2 (en)
KR (1) KR101416838B1 (en)
WO (1) WO2007095137A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020018709A1 (en) * 2018-07-18 2020-01-23 The Regents Of The University Of California Method for the fabrication of electrically-conductive semiconductor layers

Families Citing this family (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006099138A2 (en) * 2005-03-10 2006-09-21 The Regents Of The University Of California Technique for the growth of planar semi-polar gallium nitride
WO2006130696A2 (en) 2005-06-01 2006-12-07 The Regents Of The University Of California Technique for the growth and fabrication of semipolar (ga,al,in,b)n thin films, heterostructures, and devices
EP1984545A4 (en) * 2006-02-17 2013-05-15 Univ California Method for growth of semipolar (al,in,ga,b)n optoelectronic devices
WO2008060349A2 (en) * 2006-11-15 2008-05-22 The Regents Of The University Of California Method for heteroepitaxial growth of high-quality n-face gan, inn, and ain and their alloys by metal organic chemical vapor deposition
US8193020B2 (en) 2006-11-15 2012-06-05 The Regents Of The University Of California Method for heteroepitaxial growth of high-quality N-face GaN, InN, and AlN and their alloys by metal organic chemical vapor deposition
EP2108060A1 (en) * 2006-12-11 2009-10-14 Lumenz, LLC Zinc oxide multi-junction photovoltaic cells and optoelectronic devices
US8458262B2 (en) * 2006-12-22 2013-06-04 At&T Mobility Ii Llc Filtering spam messages across a communication network
US8080469B2 (en) * 2007-09-19 2011-12-20 The Regents Of The University Of California Method for increasing the area of non-polar and semi-polar nitride substrates
WO2009124317A2 (en) * 2008-04-04 2009-10-08 The Regents Of The University Of California Mocvd growth technique for planar semipolar (al, in, ga, b)n based light emitting diodes
US8097081B2 (en) 2008-06-05 2012-01-17 Soraa, Inc. High pressure apparatus and method for nitride crystal growth
US8871024B2 (en) 2008-06-05 2014-10-28 Soraa, Inc. High pressure apparatus and method for nitride crystal growth
US9157167B1 (en) 2008-06-05 2015-10-13 Soraa, Inc. High pressure apparatus and method for nitride crystal growth
US8303710B2 (en) * 2008-06-18 2012-11-06 Soraa, Inc. High pressure apparatus and method for nitride crystal growth
US20100003492A1 (en) * 2008-07-07 2010-01-07 Soraa, Inc. High quality large area bulk non-polar or semipolar gallium based substrates and methods
US8805134B1 (en) 2012-02-17 2014-08-12 Soraa Laser Diode, Inc. Methods and apparatus for photonic integration in non-polar and semi-polar oriented wave-guided optical devices
US8124996B2 (en) * 2008-08-04 2012-02-28 Soraa, Inc. White light devices using non-polar or semipolar gallium containing materials and phosphors
US8284810B1 (en) 2008-08-04 2012-10-09 Soraa, Inc. Solid state laser device using a selected crystal orientation in non-polar or semi-polar GaN containing materials and methods
US8021481B2 (en) * 2008-08-07 2011-09-20 Soraa, Inc. Process and apparatus for large-scale manufacturing of bulk monocrystalline gallium-containing nitride
US8430958B2 (en) 2008-08-07 2013-04-30 Soraa, Inc. Apparatus and method for seed crystal utilization in large-scale manufacturing of gallium nitride
US10036099B2 (en) 2008-08-07 2018-07-31 Slt Technologies, Inc. Process for large-scale ammonothermal manufacturing of gallium nitride boules
US8979999B2 (en) 2008-08-07 2015-03-17 Soraa, Inc. Process for large-scale ammonothermal manufacturing of gallium nitride boules
US8323405B2 (en) * 2008-08-07 2012-12-04 Soraa, Inc. Process and apparatus for growing a crystalline gallium-containing nitride using an azide mineralizer
US8148801B2 (en) 2008-08-25 2012-04-03 Soraa, Inc. Nitride crystal with removable surface layer and methods of manufacture
WO2010033792A1 (en) * 2008-09-18 2010-03-25 Lumenz Llc Textured semiconductor light-emitting devices
EP2253988A1 (en) * 2008-09-19 2010-11-24 Christie Digital Systems USA, Inc. A light integrator for more than one lamp
US8354679B1 (en) 2008-10-02 2013-01-15 Soraa, Inc. Microcavity light emitting diode method of manufacture
US8455894B1 (en) 2008-10-17 2013-06-04 Soraa, Inc. Photonic-crystal light emitting diode and method of manufacture
US9543392B1 (en) 2008-12-12 2017-01-10 Soraa, Inc. Transparent group III metal nitride and method of manufacture
US8878230B2 (en) 2010-03-11 2014-11-04 Soraa, Inc. Semi-insulating group III metal nitride and method of manufacture
US8461071B2 (en) 2008-12-12 2013-06-11 Soraa, Inc. Polycrystalline group III metal nitride with getter and method of making
US8987156B2 (en) 2008-12-12 2015-03-24 Soraa, Inc. Polycrystalline group III metal nitride with getter and method of making
USRE47114E1 (en) 2008-12-12 2018-11-06 Slt Technologies, Inc. Polycrystalline group III metal nitride with getter and method of making
US8795430B2 (en) * 2009-03-02 2014-08-05 The Regents Of The University Of California Method of improving surface morphology of (Ga,Al,In,B)N thin films and devices grown on nonpolar or semipolar (Ga,Al,In,B)N substrates
WO2010113238A1 (en) * 2009-04-03 2010-10-07 パナソニック株式会社 Nitride semiconductor element and method for manufacturing same
US8299473B1 (en) 2009-04-07 2012-10-30 Soraa, Inc. Polarized white light devices using non-polar or semipolar gallium containing materials and transparent phosphors
US8306081B1 (en) 2009-05-27 2012-11-06 Soraa, Inc. High indium containing InGaN substrates for long wavelength optical devices
US9250044B1 (en) 2009-05-29 2016-02-02 Soraa Laser Diode, Inc. Gallium and nitrogen containing laser diode dazzling devices and methods of use
US8427590B2 (en) 2009-05-29 2013-04-23 Soraa, Inc. Laser based display method and system
CN105824179B (en) * 2009-05-29 2018-01-30 天空激光二极管有限公司 A kind of optical projection system
US9829780B2 (en) 2009-05-29 2017-11-28 Soraa Laser Diode, Inc. Laser light source for a vehicle
US10108079B2 (en) 2009-05-29 2018-10-23 Soraa Laser Diode, Inc. Laser light source for a vehicle
TW201123530A (en) * 2009-06-05 2011-07-01 Univ California Long wavelength nonpolar and semipolar (Al,Ga,In) N based laser diodes
DK2473170T3 (en) 2009-09-04 2019-08-12 Horizon Orphan Llc USE OF AEROSOLIZED LEVOFLOXACIN FOR TREATMENT OF CYSTIC FIBROSE
US20150004435A1 (en) * 2009-09-17 2015-01-01 National Chiao Tung University Method for growing non-polar m-plane epitaxial layer of wurtzite semiconductors on single crystal oxide substrates
US8435347B2 (en) 2009-09-29 2013-05-07 Soraa, Inc. High pressure apparatus with stackable rings
US9175418B2 (en) 2009-10-09 2015-11-03 Soraa, Inc. Method for synthesis of high quality large area bulk gallium based crystals
US9564320B2 (en) 2010-06-18 2017-02-07 Soraa, Inc. Large area nitride crystal and method for making it
US9358200B2 (en) 2010-09-23 2016-06-07 Gelest Technologies, Inc. Alkoxysilane derivatives of N-acyl amino acids, N-acyl dipeptides, and N-acyl tripeptides, and particles and stable oil-in-water formulations using the same
US8729559B2 (en) 2010-10-13 2014-05-20 Soraa, Inc. Method of making bulk InGaN substrates and devices thereon
US8786053B2 (en) 2011-01-24 2014-07-22 Soraa, Inc. Gallium-nitride-on-handle substrate materials and devices and method of manufacture
US8399367B2 (en) * 2011-06-28 2013-03-19 Nitride Solutions, Inc. Process for high-pressure nitrogen annealing of metal nitrides
US8482104B2 (en) 2012-01-09 2013-07-09 Soraa, Inc. Method for growth of indium-containing nitride films
US9076896B2 (en) * 2012-03-21 2015-07-07 Seoul Viosys Co., Ltd. Method of fabricating nonpolar gallium nitride-based semiconductor layer, nonpolar semiconductor device, and method of fabricating the same
JP5699983B2 (en) * 2012-04-27 2015-04-15 住友電気工業株式会社 Method for fabricating gallium nitride based semiconductor, method for fabricating group III nitride semiconductor device, and group III nitride semiconductor device
US9196709B2 (en) * 2013-02-01 2015-11-24 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for forming semiconductor regions in trenches
JP6098259B2 (en) * 2013-03-19 2017-03-22 豊田合成株式会社 Manufacturing method of semiconductor device
KR102061696B1 (en) 2013-11-05 2020-01-03 삼성전자주식회사 Semipolar nitride semiconductor structure and method of fabricating the same
US9787963B2 (en) 2015-10-08 2017-10-10 Soraa Laser Diode, Inc. Laser lighting having selective resolution
US10771155B2 (en) 2017-09-28 2020-09-08 Soraa Laser Diode, Inc. Intelligent visible light with a gallium and nitrogen containing laser source
US10222474B1 (en) 2017-12-13 2019-03-05 Soraa Laser Diode, Inc. Lidar systems including a gallium and nitrogen containing laser light source
US10551728B1 (en) 2018-04-10 2020-02-04 Soraa Laser Diode, Inc. Structured phosphors for dynamic lighting
US11421843B2 (en) 2018-12-21 2022-08-23 Kyocera Sld Laser, Inc. Fiber-delivered laser-induced dynamic light system
US11239637B2 (en) 2018-12-21 2022-02-01 Kyocera Sld Laser, Inc. Fiber delivered laser induced white light system
US11884202B2 (en) 2019-01-18 2024-01-30 Kyocera Sld Laser, Inc. Laser-based fiber-coupled white light system
CN117178369A (en) * 2021-04-20 2023-12-05 华为技术有限公司 Semiconductor device, electronic apparatus, and method of forming semiconductor device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040209402A1 (en) * 2003-03-18 2004-10-21 Crystal Photonics, Incorporated Method for making Group III nitride devices and devices produced thereby
US20050214992A1 (en) * 2002-12-16 2005-09-29 The Regents Of The University Of California Fabrication of nonpolar indium gallium nitride thin films, heterostructures and devices by metalorganic chemical vapor deposition

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5306662A (en) * 1991-11-08 1994-04-26 Nichia Chemical Industries, Ltd. Method of manufacturing P-type compound semiconductor
WO1998047170A1 (en) * 1997-04-11 1998-10-22 Nichia Chemical Industries, Ltd. Method of growing nitride semiconductors, nitride semiconductor substrate and nitride semiconductor device
US6849472B2 (en) * 1997-09-30 2005-02-01 Lumileds Lighting U.S., Llc Nitride semiconductor device with reduced polarization fields
US6218280B1 (en) * 1998-06-18 2001-04-17 University Of Florida Method and apparatus for producing group-III nitrides
JP3883303B2 (en) 1998-10-09 2007-02-21 独立行政法人科学技術振興機構 Method for producing p-type group III nitride semiconductor
JP3592553B2 (en) * 1998-10-15 2004-11-24 株式会社東芝 Gallium nitride based semiconductor device
WO2000033388A1 (en) * 1998-11-24 2000-06-08 Massachusetts Institute Of Technology METHOD OF PRODUCING DEVICE QUALITY (Al)InGaP ALLOYS ON LATTICE-MISMATCHED SUBSTRATES
JP4006537B2 (en) 1999-10-19 2007-11-14 日本電信電話株式会社 Method for manufacturing P-type nitride semiconductor
JP2001308017A (en) * 2000-04-24 2001-11-02 Sony Corp Method for manufacturing p-type iii-v nitride compound semiconductor, and method for manufacturing semiconductor element
JP3882539B2 (en) * 2000-07-18 2007-02-21 ソニー株式会社 Semiconductor light emitting device, method for manufacturing the same, and image display device
US6599362B2 (en) * 2001-01-03 2003-07-29 Sandia Corporation Cantilever epitaxial process
US6635904B2 (en) * 2001-03-29 2003-10-21 Lumileds Lighting U.S., Llc Indium gallium nitride smoothing structures for III-nitride devices
US6479313B1 (en) * 2001-05-25 2002-11-12 Kopin Corporation Method of manufacturing GaN-based p-type compound semiconductors and light emitting diodes
US7501023B2 (en) * 2001-07-06 2009-03-10 Technologies And Devices, International, Inc. Method and apparatus for fabricating crack-free Group III nitride semiconductor materials
US7105865B2 (en) * 2001-09-19 2006-09-12 Sumitomo Electric Industries, Ltd. AlxInyGa1−x−yN mixture crystal substrate
WO2004061969A1 (en) * 2002-12-16 2004-07-22 The Regents Of The University Of California Growth of planar, non-polar a-plane gallium nitride by hydride vapor phase epitaxy
JP2004111514A (en) 2002-09-17 2004-04-08 Sanyo Electric Co Ltd Nitride semiconductor light emitting element and its manufacturing method
US6847057B1 (en) * 2003-08-01 2005-01-25 Lumileds Lighting U.S., Llc Semiconductor light emitting devices
US7009215B2 (en) * 2003-10-24 2006-03-07 General Electric Company Group III-nitride based resonant cavity light emitting devices fabricated on single crystal gallium nitride substrates
US20050218414A1 (en) * 2004-03-30 2005-10-06 Tetsuzo Ueda 4H-polytype gallium nitride-based semiconductor device on a 4H-polytype substrate
JP5379973B2 (en) 2004-05-10 2013-12-25 ザ リージェンツ オブ ザ ユニバーシティ オブ カリフォルニア Fabrication of nonpolar indium gallium nitride thin films, heterostructures and devices by metalorganic vapor phase epitaxy
US7432142B2 (en) * 2004-05-20 2008-10-07 Cree, Inc. Methods of fabricating nitride-based transistors having regrown ohmic contact regions
WO2006110163A2 (en) * 2004-08-20 2006-10-19 Yale University Epitaxial growth of aligned algainn nanowires by metal-organic chemical vapor deposition
JP4548117B2 (en) * 2004-12-28 2010-09-22 ソニー株式会社 Semiconductor light emitting device manufacturing method, integrated semiconductor light emitting device manufacturing method, image display device manufacturing method, and lighting device manufacturing method
WO2006099138A2 (en) * 2005-03-10 2006-09-21 The Regents Of The University Of California Technique for the growth of planar semi-polar gallium nitride
WO2006130696A2 (en) * 2005-06-01 2006-12-07 The Regents Of The University Of California Technique for the growth and fabrication of semipolar (ga,al,in,b)n thin films, heterostructures, and devices
TWI390633B (en) * 2005-07-13 2013-03-21 Japan Science & Tech Agency Lateral growth method for defect reduction of semipolar nitride films

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050214992A1 (en) * 2002-12-16 2005-09-29 The Regents Of The University Of California Fabrication of nonpolar indium gallium nitride thin films, heterostructures and devices by metalorganic chemical vapor deposition
US20040209402A1 (en) * 2003-03-18 2004-10-21 Crystal Photonics, Incorporated Method for making Group III nitride devices and devices produced thereby

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020018709A1 (en) * 2018-07-18 2020-01-23 The Regents Of The University Of California Method for the fabrication of electrically-conductive semiconductor layers

Also Published As

Publication number Publication date
WO2007095137A3 (en) 2008-11-20
US20120187415A1 (en) 2012-07-26
EP1984940A4 (en) 2010-11-10
US8193079B2 (en) 2012-06-05
US20070190758A1 (en) 2007-08-16
KR101416838B1 (en) 2014-07-08
JP2015046640A (en) 2015-03-12
WO2007095137A2 (en) 2007-08-23
EP1984940A2 (en) 2008-10-29
JP2013191851A (en) 2013-09-26
JP5684455B2 (en) 2015-03-11
WO2007095137A8 (en) 2008-09-18
KR20080108985A (en) 2008-12-16
JP2009526405A (en) 2009-07-16
US8709925B2 (en) 2014-04-29

Similar Documents

Publication Publication Date Title
US8709925B2 (en) Method for conductivity control of (Al,In,Ga,B)N
US8110482B2 (en) Miscut semipolar optoelectronic device
JP2009526405A5 (en)
TWI489668B (en) Method for heteroepitaxial growth of high-quality n-face gan, inn, and aln and their alloys by metal organic chemical vapor deposition
US7220324B2 (en) Technique for the growth of planar semi-polar gallium nitride
US20090246944A1 (en) METHOD FOR HETEROEPITAXIAL GROWTH OF HIGH-QUALITY N-FACE GaN, InN, AND AlN AND THEIR ALLOYS BY METAL ORGANIC CHEMICAL VAPOR DEPOSITION
US20130168833A1 (en) METHOD FOR ENHANCING GROWTH OF SEMIPOLAR (Al,In,Ga,B)N VIA METALORGANIC CHEMICAL VAPOR DEPOSITION
US20140183579A1 (en) Miscut semipolar optoelectronic device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION