US20140337813A1 - Method and apparatus for extracting delay parameter - Google Patents
Method and apparatus for extracting delay parameter Download PDFInfo
- Publication number
- US20140337813A1 US20140337813A1 US14/019,108 US201314019108A US2014337813A1 US 20140337813 A1 US20140337813 A1 US 20140337813A1 US 201314019108 A US201314019108 A US 201314019108A US 2014337813 A1 US2014337813 A1 US 2014337813A1
- Authority
- US
- United States
- Prior art keywords
- values
- nets
- extracting
- layout
- net
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
-
- G06F17/5081—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2111/00—Details relating to CAD techniques
- G06F2111/12—Symbolic schematics
Definitions
- Exemplary embodiments relate to a method and an apparatus for extracting delay parameters of a display panel.
- a method of extracting delay parameters includes: generating a first net list based on a schematic circuit; generating a layout based on the schematic circuit; generating a second net list based on the layout; storing the first and second net lists in one or more storage devices; verifying the layout by comparing the first net list to the second net list; extracting capacitance (C) values from the layout; and extracting delay parameters based on the C values with respect to respective nets according to types of delay parameters associated with the respective nets.
- C capacitance
- FIG. 1 is a schematic block diagram showing a configuration of a delay parameter extracting device, according to exemplary embodiments.
- FIG. 2 is a schematic block diagram showing a configuration of a parameter extracting unit, according to exemplary embodiments.
- FIG. 3 is a schematic block diagram showing a configuration of a parameter extracting unit, according to exemplary embodiments.
- FIG. 4 is a schematic block diagram showing a configuration of a parameter extracting unit, according to exemplary embodiments.
- FIG. 5 is a flowchart of a process to extract delay parameters, according to exemplary embodiments.
- FIG. 6 is a flowchart of a process to extract delay parameters, according to exemplary embodiments.
- “at least one of X, Y, and Z” and “at least one selected from the group consisting of X, Y, and Z” may be construed as X only, Y only, Z only, or any combination of two or more of X, Y, and Z, such as, for instance, XYZ, XYY, YZ, and ZZ.
- Like numbers refer to like elements throughout.
- the term “and/or” includes any and all combinations of one or more of the associated listed items.
- first, second, etc. may be used herein to describe various elements, components, etc., these elements, components, etc., should not be limited by these terms. These terms are used to distinguish one element, component, etc., from another element, component, etc. As such, a first element, component, etc., discussed below could be termed a second element, component, etc., without departing from the teachings of the present disclosure.
- circuit simulation with respect to display panel circuits
- exemplary embodiments may be utilized in association with other or equivalent circuits, such as, for example, integrated circuits, consumer electronic circuits, etc.
- FIG. 1 is a schematic block diagram showing a configuration of a delay parameter extracting device 100 , according to exemplary embodiments.
- a circuit simulation device 10 includes the delay parameter extracting device 100 and a simulator 200 .
- circuit simulation device 100 may embody many forms and include multiple and/or alternative components.
- the components of circuit simulation device 100 may be combined, located in separate structures, and/or separate locations.
- the delay parameter extracting device 100 may include a schematic composing unit 102 , a layout composing unit 104 , a verification unit 106 , and a parameter extracting unit 108 .
- the schematic composing unit 102 is configured to facilitate design of a schematic circuit using a predetermined schematic tool.
- the schematic circuit is a diagram showing connection relationships among circuit devices and may utilize gates (e.g., logic expressions like AND, OR, NOR, etc.), digital logic devices, etc.
- the schematic composing unit 102 is configured to generate a first netlist corresponding to the designed schematic circuit.
- a netlist is a text file including a mutual connection relationship among circuit devices, which indicates types of devices used in a circuit and nodes (or net names).
- the schematic composing unit 102 may be configured to facilitate design of an optical schematic circuit by simulating designed schematic circuits.
- the layout composing unit 104 is configured to facilitate design of a layout based on a designed schematic circuit.
- Each circuit device of the schematic circuit may be designed as a pattern (or wiring) of a material layer, such as a conductive layer, a semiconductor layer, and an insulation layer, etc., where the layout is a diagram in which such patterns are vertically and horizontally arranged and connected according to the designed schematic circuit.
- the layout composing unit 104 is configured to facilitate design of a layout via a full custom layout, which is a method of manually designing a layout. Therefore, a layout optimized according to user demands may be designed.
- the layout composing unit 104 is configured to generate a second netlist corresponding to the designed layout.
- the verification unit 106 is configured to perform a layout versus schematic (LVS) process to check whether a designed layout is identical to a corresponding schematic circuit.
- the verification unit 106 is configured to verify a layout by comparing the first netlist to a second netlist, and, if there is an inconsistency, the verification unit 106 may correct at least one of the schematic circuit and the layout.
- LVS layout versus schematic
- the parameter extracting unit 108 is configured to extract primary capacitance (C) values with respect to respective nets of the layout according to one or more determined resistance-capacitance (RC) extraction rules.
- the parameter extracting unit 108 is configured to extract delay parameters with respect to the respective nets based on the primary C values according to respective types of delay parameters set to each net. Delay parameters extracted from the respective nets may be different from one another. For example, RC values may be extracted from some of the nets, only C values may be extracted from some other nets, and the other nets may be ignored and no delay parameters may be extracted therefrom. In this manner, the C values are primary C values.
- the parameter extracting unit 108 is configured to generate a single result file by combining delay parameter values extracted with respect to the respective nets. It is contemplated, however, that the parameter extracting unit 108 may be configured to alternatively or additionally generate multiple result files.
- IR drop becomes more significant, and, as such, the importance of RC modeling is increasing. Furthermore, the amount of data regarding RC values in a large display panel is greater than the amount of data regarding RC values in a smaller display panel. Therefore, a period of time for performing post-simulation increases as the amount of data regarding RC values increases.
- the amount of data regarding unnecessary nodes is reduced or the data regarding unnecessary nodes is eliminated, thereby, efficiently extracting data regarding RC values within a relatively shorter period of time and reducing the amount of the data regarding RC values.
- Exemplary parameter extracting units 108 will be described in more detail in association with FIGS. 2-4 .
- the simulator 200 is configured to receive a delay parameter file, which is a result file from the delay parameter extracting device 100 and reflects delay parameter values in the designed schematic circuit.
- the simulator 200 is configured to perform a post simulation thereon, which checks operation of the schematic circuit based on one or more design rules.
- the parameter extracting unit 108 may be configured to operate in conjunction with the verification unit 106 to determine whether the circuit design adheres to the design rule(s).
- the design rules may be established according to various factors, such as industry experience, manufacturing tolerances, best-practices, desired operational performance, etc.
- the schematic composing unit 102 may modify the schematic circuit.
- the modification may be automated or may be facilitated by one or more users.
- the simulator 200 may operate in conjunction with the schematic composing unit 102 to report errors and/or design rule infractions in the design of a circuit, as well as suggest various operations or design changes to fix (or otherwise alleviate) the errors/infractions.
- each of the aforementioned features/processes may be carried out again based on one or more modifications resulting from changes in the circuit design imposed based on the results from the simulator 200 .
- the delay parameter extracting device 100 , the simulator 200 , and/or one or more components thereof may be implemented via one or more general purpose and/or special purpose components, such as one or more discrete circuits, digital signal processing chips, integrated circuits, application specific integrated circuits, microprocessors, processors, programmable arrays, field programmable arrays, instruction set processors, and/or the like.
- the processes described herein for circuit simulation, verification, delay parameter extraction, etc. may be implemented via software, hardware (e.g., general processor, Digital Signal Processing (DSP) chip, an Application Specific Integrated Circuit (ASIC), Field Programmable Gate Arrays (FPGAs), etc.), firmware, or a combination thereof.
- the delay parameter extracting device 100 , the simulator 200 , and/or one or more components thereof may include or otherwise be associated with one or more memories (not shown) including code (e.g., instructions) configured to cause the delay parameter extracting device 100 , the simulator 200 , and/or one or more components thereof to perform one or more of the features/functions/processes described herein.
- the memories may be any medium that participates in providing code/instructions to the one or more software, hardware, and/or firmware for execution. Such memories may take many forms, including but not limited to non-volatile media, volatile media, and transmission media. Non-volatile media include, for example, optical or magnetic disks. Volatile media include dynamic memory. Transmission media include coaxial cables, copper wire and fiber optics. Transmission media can also take the form of acoustic, optical, or electromagnetic waves.
- Computer-readable media include, for example, a floppy disk, a flexible disk, hard disk, magnetic tape, any other magnetic medium, a CD-ROM, CDRW, DVD, any other optical medium, punch cards, paper tape, optical mark sheets, any other physical medium with patterns of holes or other optically recognizable indicia, a RAM, a PROM, and EPROM, a FLASH-EPROM, any other memory chip or cartridge, a carrier wave, or any other medium from which a computer can read.
- a floppy disk a flexible disk, hard disk, magnetic tape, any other magnetic medium, a CD-ROM, CDRW, DVD, any other optical medium, punch cards, paper tape, optical mark sheets, any other physical medium with patterns of holes or other optically recognizable indicia, a RAM, a PROM, and EPROM, a FLASH-EPROM, any other memory chip or cartridge, a carrier wave, or any other medium from which a computer can read.
- FIG. 2 is a schematic block diagram showing a configuration of a parameter extracting unit 108 a , according to exemplary embodiments.
- the parameter extracting unit 108 a may include an RC extracting unit 111 and a critical value setting unit 113 .
- the RC extracting unit 111 is configured to generate a C file by extracting primary C values from a layout with respect to respective nets.
- the critical value setting unit 113 is configured to set (or otherwise establish) a critical value of capacitance for dividing C values of a C file into sectors.
- the critical value setting unit 113 may determine a first sector in which RC values are extracted, a second sector in which only C values are extracted, and a third sector in which corresponding nets are ignored, by setting critical values.
- Each of the sectors may include one or more sectors. Critical values for dividing sectors are not limited and may vary according to display panels.
- the critical value setting unit 113 may determine a C value of a node having a plurality of branches as a critical value for determining a second sector.
- a plurality of branches are formed (e.g., power (or transmission) lines)
- the critical value setting unit 113 may determine a C value of a floating node as a critical value for determining a third sector. Since a floating node may be ignored, the C value of a floating node may be determined as a critical value for determining a third sector.
- the RC extracting unit 111 may compare the primary C values of a C file to a set critical value and determine sectors to which respective nets belong.
- the RC extracting unit 111 may extract RC values with respect to nets having C values corresponding to a first sector.
- the RC extracting unit 111 may extract only C values with respect to nets having C values corresponding to a second sector.
- the RC extracting unit 111 may ignore nets having C values corresponding to a third sector.
- the critical value setting unit 113 may set a first critical value for determining a second sector and a second critical value for determining a third sector.
- the RC extracting unit 111 may extract only C values with respect to nets having C values greater than the first critical value, and may extract RC values with respect to nets having C values between the first critical value and the second critical value.
- the critical value setting unit 113 may set one or more additional critical values between a first critical value and a second critical value, e.g., a third critical value, for finer sector division, thereby, extracting more precise delay parameters.
- a third critical value for finer sector division
- the circuit simulation device 10 may enable users to adjust the level of granularity in the design analysis and verification processes.
- the RC extracting unit 111 may extract only C values with respect to nets having C values greater than the first critical value, may ignore nets having C values smaller than the second critical value, may extract only C values with respect to nets having C values between the first critical value and the third critical value, and may extract RC values with respect to nets having C values between the third critical value and the second critical value.
- the RC extracting unit 111 is configured to generate a delay parameter file including data regarding final C values or final RC values.
- the delay parameter file is a single result file including data regarding delay parameters of the respective nets. As previously mentioned, however, it is contemplated that one or more output delay parameter files may be utilized.
- the delay parameter file is output to the simulator 200 .
- the RC extracting unit 111 may extract R values and C values regarding nets using a maximum reference resistance Rmax, a minimum reference resistance Rmin, a maximum reference capacitance Cmax, a minimum reference capacitance Cmin, etc.
- FIG. 3 is a schematic block diagram showing a configuration of a parameter extracting unit 108 b , according to exemplary embodiments.
- the parameter extracting unit 108 b may include an RC extracting unit 121 and a critical value setting unit 123 .
- the RC extracting unit 121 is configured to extract primary C values from a layout with respect to respective nets and generates a C file.
- the critical value setting unit 123 is configured to set critical values of capacitance for dividing C values into sectors based on the C values of the C file.
- the critical value setting unit 123 may determine a first sector in which RC values are extracted, a second sector in which only C values are extracted, and a third sector in which corresponding nets are ignored, by setting critical values.
- Each of the sectors may include one or more sectors.
- the RC extracting unit 121 may compare the primary C values of a C file to a set critical value and determine sectors to which respective nets belong.
- the RC extracting unit 121 may extract RC values with respect to nets having C values corresponding to a first sector.
- the RC extracting unit 121 may extract only C values with respect to nets having C values corresponding to a second sector.
- the RC extracting unit 121 may ignore nets having C values corresponding to a third sector.
- the RC extracting unit 121 may be further configured to generate a delay parameter file including data regarding final C values and/or final RC values.
- the delay parameter file is a single result file including data regarding delay parameters of the respective nets. As previously mentioned, however, the RC extracting unit 121 may be configured to generate one or more result files.
- the delay parameter file may be output to the simulator 200 .
- the RC extracting unit 121 may be configured to extract delay parameters as designated by a user, if the user inputs the designation. For example, even if a net corresponds to a second sector or a third sector, if a user designates to extract an RC value from the net, the RC extracting unit 121 may extract an RC value from the corresponding net instead of extracting only a C value therefrom or ignoring the corresponding net.
- FIG. 4 is a schematic block diagram showing a configuration of a parameter extracting unit 108 c , according to exemplary embodiments.
- the parameter extracting unit 108 c may include a net categorizing unit 131 and an RC extracting unit 133 .
- the net categorizing unit 131 may categorize nets into a first net portion from which the RC extracting unit 133 extracts RC values, a second net portion from which the RC extracting unit 133 extracts only C values, and a third net portion that is ignored by the RC extracting unit 133 , as designated by a user.
- a user may categorize nets based on primary C values of a C file and/or any other one or more categorization standards or rules.
- the net categorizing unit 131 may categorize a second net portion based on a C value of a node having a plurality of branches and may categorize a third net portion based on a C value of a floating node.
- the RC extracting unit 133 may extract RC values with respect to nets having C values corresponding to a first sector.
- the RC extracting unit 133 may extract only C values with respect to nets having C values corresponding to a second sector.
- the RC extracting unit 133 may ignore nets having C values corresponding to a third sector and may not extract delay parameters.
- the RC extracting unit 133 is configured to generate a delay parameter file including data regarding final C values or final RC values.
- the delay parameter file is a single result file including data regarding delay parameters of the respective nets.
- the RC extracting unit 133 may be configured to generate one or more result files.
- the delay parameter file may be output to the simulator 200 .
- FIG. 5 is a flowchart of a process to extract delay parameters, according to exemplary embodiments.
- a schematic composing unit 102 first designs a schematic circuit (which may be supplemented by one or more user inputs) and generates a first net list (operation S 501 ).
- a layout composing unit 104 designs a layout (which may be supplemented by one or more user inputs) based on the schematic circuit and generates a second net list (operation S 502 ).
- a verification unit 106 verifies a layout by comparing the first netlist to the second netlist (operation S 503 ).
- the verification unit 106 may perform a layout versus schematic (LVS) process to check whether the layout is identical to the corresponding schematic circuit.
- LVS layout versus schematic
- a parameter extracting unit 108 extracts primary C values with respect to respective verified nets of the layout and generates a C file (operation S 504 ).
- the parameter extracting unit 108 extracts primary C values with respect to respective nets of the layout according to one or more determined RC extraction rules.
- the parameter extracting unit 108 sets critical values of capacitance based on the C values of the C file (operation S 505 ).
- the parameter extracting unit 108 may determine a first sector in which RC values are extracted, a second sector in which only C values are extracted, and a third sector in which corresponding nets are ignored, by setting critical values.
- Each of the sectors may include one or more sectors.
- the parameter extracting unit 108 may set a C value of a floating node as a first critical value TH1 and set a C value of a node having a plurality of branches as a second critical value TH2 and may determine C values between the first critical value TH1 and the second critical value TH as a first sector, C values greater than the second critical value TH2 as a second sector, and C values smaller than the first critical value TH1 as a third sector.
- the parameter extracting unit 108 extracts delay parameters by extracting RC values, extracting C values, or ignoring corresponding nets with respect to the respective sector (operation S 506 ). For example, if a primary C value is smaller than the first critical value TH1, the parameter extracting unit may ignore the corresponding net. If a primary C value is greater than the second critical value TH2, the parameter extracting unit may extract only a C value with respect to the corresponding net (that is, the primary C value is used as-is). If a primary C value is between the first critical value TH1 and the second critical value TH2, the parameter extracting unit may extract an RC value with respect to the corresponding net.
- the parameter extracting unit 108 may combine extracted delay parameters and generate a single delay parameter file (operation S 507 ).
- FIG. 6 is a flowchart of a process to extract delay parameters, according to exemplary embodiments.
- a schematic composing unit 102 first designs a schematic circuit and generates a first net list (operation S 601 ). It is noted that the design of the schematic circuit may be supplemented by one or more user inputs.
- a verification unit 106 verifies the layout by comparing the first netlist to the second netlist (operation S 603 ).
- the verification unit may perform a layout versus schematic (LVS) process to check whether the layout is identical to the corresponding schematic circuit.
- LVS layout versus schematic
- the parameter extracting unit 108 categorizes nets as designated by a user (operation S 604 ). For example, a user may set a net categorization standard according to primary C values, and the parameter extracting unit 108 c may categorize nets into a first net portion from which the RC extracting unit 133 extracts RC values, a second net portion from which the RC extracting unit 133 extracts only C values, and a third net portion that is ignored by the RC extracting unit 133 , according to the net categorization standard.
- the parameter extracting unit 108 may categorize a second net portion based on a C value of a node having a plurality of branches and may categorize a third net portion based on a C value of a floating node.
- the parameter extracting unit 108 may extract delay parameters with respect to the respective categorized nets (operation S 605 ). For example, the parameter extracting unit 108 may extract RC values with respect to nets categorized to a first sector. The parameter extracting unit 108 may extract only C values with respect to nets categorized to a second sector. The parameter extracting unit may ignore nets categorized to a third sector.
- the parameter extracting unit 108 may combine the extracted delay parameters and generates a single delay parameter file (operation S 606 ).
- primary C values extracted from a layout are categorized into a plurality of sectors, RC values are extracted with respect to a critical net sector, and C values are extracted with respect to the other nets or the other nets are ignored.
- RC extraction is performed differently with respect to each of the sectors to reduce the overall amount of RC data to be used later in a simulation, whereas RC data is used with respect to critical nets. Therefore, a period of time elapsed for post-simulation may be reduced without deteriorating the precision of the simulation. Therefore, the performance of a circuit may be analyzed and verified precisely and quickly.
Abstract
Description
- This application claims priority from and the benefit of Korean Patent Application No. 10-2013-0052752, filed on May 9, 2013, which is incorporated by reference for all purposes as if set forth herein.
- 1. Field
- Exemplary embodiments relate to a method and an apparatus for extracting delay parameters of a display panel.
- 2. Discussion
- As semiconductor fabrication becomes miniaturized and circuit magnitude increases, sizes of circuit devices increase. As such, the effects of resistance-capacitance (RC) parasitics become more significant. Parasitics, such as coupling capacitance, cause issues including, for instance, cross-talk, noise, etc. Furthermore, as the size of a panel increases, current-resistance (IR) drop becomes more significant. In this manner, the importance of RC modeling is increasing.
- The above information disclosed in this Background section is only for enhancement of understanding of the background of the invention, and, therefore, it may contain information that does not form the prior art that is already known in this country to a person of ordinary skill in the art.
- Exemplary embodiments provide a method of effectively and efficiently extracting resistance-capacitance (RC) elements with a reduced period of time that elapses for post-simulation during the design of a circuit.
- Exemplary embodiments provide an apparatus configured to facilitate effective and efficient extraction of delay parameters.
- Additional aspects will be set forth in the detailed description which follows and, in part, will be apparent from the disclosure, or may be learned by practice of the invention.
- According to exemplary embodiments, a delay parameter extracting apparatus includes: a schematic composing unit, a layout composing unit, a verification unit, and a parameter extracting unit. The schematic composing unit is configured to: facilitate design of a schematic circuit; and generate a first net list based on the design of the schematic circuit. The layout composing unit is configured to facilitate design of a layout based on the schematic circuit; and generate a second net list based on the design of the layout. The verification unit is configured to verify the layout by comparing the first net list to the second net list. The parameter extracting unit is configured to: extract capacitance (C) values from the layout; and extract delay parameters based on the C values with respect to respective nets according to types of delay parameters associated with the respective nets.
- According to exemplary embodiments, a method of extracting delay parameters, includes: generating a first net list based on a schematic circuit; generating a layout based on the schematic circuit; generating a second net list based on the layout; storing the first and second net lists in one or more storage devices; verifying the layout by comparing the first net list to the second net list; extracting capacitance (C) values from the layout; and extracting delay parameters based on the C values with respect to respective nets according to types of delay parameters associated with the respective nets.
- According to exemplary embodiments, an apparatus includes: at least one processor; and at least one memory including computer code, the computer code being configured, when executed by the at least one processor, to cause the apparatus at least to: generate a first net list based on reception of a schematic circuit design; generate a second net list based on reception of a physical layout of the schematic circuit design; verify the physical layout based on comparison of the first net list against the second net list; extract capacitance (C) values from the physical layout; and extract delay parameters based on the C values with respect to respective nets according to types of delay parameters associated with the respective nets.
- The foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate exemplary embodiments of the invention, and together with the description serve to explain the principles of the invention.
-
FIG. 1 is a schematic block diagram showing a configuration of a delay parameter extracting device, according to exemplary embodiments. -
FIG. 2 is a schematic block diagram showing a configuration of a parameter extracting unit, according to exemplary embodiments. -
FIG. 3 is a schematic block diagram showing a configuration of a parameter extracting unit, according to exemplary embodiments. -
FIG. 4 is a schematic block diagram showing a configuration of a parameter extracting unit, according to exemplary embodiments. -
FIG. 5 is a flowchart of a process to extract delay parameters, according to exemplary embodiments. -
FIG. 6 is a flowchart of a process to extract delay parameters, according to exemplary embodiments. - In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of various exemplary embodiments. It is apparent, however, that various exemplary embodiments may be practiced without these specific details or with one or more equivalent arrangements. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring various exemplary embodiments.
- When an element or component is referred to as being “on,” “connected to,” or “coupled to” another element or component, it may be directly on, connected to, or coupled to the other element or component or intervening elements or components may be present. When, however, an element or component is referred to as being “directly on,” “directly connected to,” or “directly coupled to” another element or component, there are no intervening elements or components present. For the purposes of this disclosure, “at least one of X, Y, and Z” and “at least one selected from the group consisting of X, Y, and Z” may be construed as X only, Y only, Z only, or any combination of two or more of X, Y, and Z, such as, for instance, XYZ, XYY, YZ, and ZZ. Like numbers refer to like elements throughout. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
- Although the terms first, second, etc. may be used herein to describe various elements, components, etc., these elements, components, etc., should not be limited by these terms. These terms are used to distinguish one element, component, etc., from another element, component, etc. As such, a first element, component, etc., discussed below could be termed a second element, component, etc., without departing from the teachings of the present disclosure.
- The terminology used herein is for the purpose of describing particular embodiments and is not intended to be limiting. As used herein, the singular forms, “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. Moreover, the terms “comprises,” comprising,” “includes,” and/or “including,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, components, and/or groups thereof, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure is a part. Terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense, unless expressly so defined herein.
- Although exemplary embodiments are described in association with circuit simulation with respect to display panel circuits, it is contemplated that exemplary embodiments may be utilized in association with other or equivalent circuits, such as, for example, integrated circuits, consumer electronic circuits, etc.
-
FIG. 1 is a schematic block diagram showing a configuration of a delayparameter extracting device 100, according to exemplary embodiments. - Referring to
FIG. 1 , acircuit simulation device 10 includes the delayparameter extracting device 100 and asimulator 200. Although specific reference will be made to this particular implementation, it is also contemplated thatcircuit simulation device 100 may embody many forms and include multiple and/or alternative components. For example, it is contemplated that the components ofcircuit simulation device 100 may be combined, located in separate structures, and/or separate locations. - The delay
parameter extracting device 100 may include a schematiccomposing unit 102, a layout composingunit 104, averification unit 106, and aparameter extracting unit 108. - The
schematic composing unit 102 is configured to facilitate design of a schematic circuit using a predetermined schematic tool. The schematic circuit is a diagram showing connection relationships among circuit devices and may utilize gates (e.g., logic expressions like AND, OR, NOR, etc.), digital logic devices, etc. Theschematic composing unit 102 is configured to generate a first netlist corresponding to the designed schematic circuit. A netlist is a text file including a mutual connection relationship among circuit devices, which indicates types of devices used in a circuit and nodes (or net names). Theschematic composing unit 102 may be configured to facilitate design of an optical schematic circuit by simulating designed schematic circuits. - The layout composing
unit 104 is configured to facilitate design of a layout based on a designed schematic circuit. Each circuit device of the schematic circuit may be designed as a pattern (or wiring) of a material layer, such as a conductive layer, a semiconductor layer, and an insulation layer, etc., where the layout is a diagram in which such patterns are vertically and horizontally arranged and connected according to the designed schematic circuit. The layout composingunit 104, according to exemplary embodiments, is configured to facilitate design of a layout via a full custom layout, which is a method of manually designing a layout. Therefore, a layout optimized according to user demands may be designed. Thelayout composing unit 104 is configured to generate a second netlist corresponding to the designed layout. - The
verification unit 106 is configured to perform a layout versus schematic (LVS) process to check whether a designed layout is identical to a corresponding schematic circuit. Theverification unit 106 is configured to verify a layout by comparing the first netlist to a second netlist, and, if there is an inconsistency, theverification unit 106 may correct at least one of the schematic circuit and the layout. - When a layout is verified, the
parameter extracting unit 108 is configured to extract primary capacitance (C) values with respect to respective nets of the layout according to one or more determined resistance-capacitance (RC) extraction rules. To this end, theparameter extracting unit 108 is configured to extract delay parameters with respect to the respective nets based on the primary C values according to respective types of delay parameters set to each net. Delay parameters extracted from the respective nets may be different from one another. For example, RC values may be extracted from some of the nets, only C values may be extracted from some other nets, and the other nets may be ignored and no delay parameters may be extracted therefrom. In this manner, the C values are primary C values. Hereinafter, nets from which RC values are extracted will be referred to as critical nets. Theparameter extracting unit 108 is configured to generate a single result file by combining delay parameter values extracted with respect to the respective nets. It is contemplated, however, that theparameter extracting unit 108 may be configured to alternatively or additionally generate multiple result files. - As a size of, for example, a display panel increases, IR drop becomes more significant, and, as such, the importance of RC modeling is increasing. Furthermore, the amount of data regarding RC values in a large display panel is greater than the amount of data regarding RC values in a smaller display panel. Therefore, a period of time for performing post-simulation increases as the amount of data regarding RC values increases.
- For example, if RC values are extracted with respect to all nets and post simulation is performed, or a post simulation is performed with respect to only simple modelling and the overall RC values are calculated, the amount of data regarding RC values (R values, C values, and RC values) becomes excessively large, thereby, increasing post simulation time. When RC values are extracted with respect to all nets, coupling capacitance values regarding floating nodes may also be extracted. Furthermore, if RC values are calculated by simple-modelling resistances and capacitances and a post simulation is performed thereon, the accuracy of a result thereof may be significantly compromised.
- According to exemplary embodiments, the amount of data regarding unnecessary nodes is reduced or the data regarding unnecessary nodes is eliminated, thereby, efficiently extracting data regarding RC values within a relatively shorter period of time and reducing the amount of the data regarding RC values.
- Exemplary
parameter extracting units 108 will be described in more detail in association withFIGS. 2-4 . - With continued reference to
FIG. 1 , thesimulator 200 is configured to receive a delay parameter file, which is a result file from the delayparameter extracting device 100 and reflects delay parameter values in the designed schematic circuit. To this end, thesimulator 200 is configured to perform a post simulation thereon, which checks operation of the schematic circuit based on one or more design rules. In this manner, theparameter extracting unit 108 may be configured to operate in conjunction with theverification unit 106 to determine whether the circuit design adheres to the design rule(s). The design rules may be established according to various factors, such as industry experience, manufacturing tolerances, best-practices, desired operational performance, etc. Based on a result of the post simulation, theschematic composing unit 102 may modify the schematic circuit. It is noted that the modification may be automated or may be facilitated by one or more users. For instance, thesimulator 200 may operate in conjunction with theschematic composing unit 102 to report errors and/or design rule infractions in the design of a circuit, as well as suggest various operations or design changes to fix (or otherwise alleviate) the errors/infractions. To this end, each of the aforementioned features/processes may be carried out again based on one or more modifications resulting from changes in the circuit design imposed based on the results from thesimulator 200. - According to exemplary embodiments, the delay
parameter extracting device 100, thesimulator 200, and/or one or more components thereof may be implemented via one or more general purpose and/or special purpose components, such as one or more discrete circuits, digital signal processing chips, integrated circuits, application specific integrated circuits, microprocessors, processors, programmable arrays, field programmable arrays, instruction set processors, and/or the like. - In exemplary embodiments, the processes described herein for circuit simulation, verification, delay parameter extraction, etc., may be implemented via software, hardware (e.g., general processor, Digital Signal Processing (DSP) chip, an Application Specific Integrated Circuit (ASIC), Field Programmable Gate Arrays (FPGAs), etc.), firmware, or a combination thereof. In this manner, the delay
parameter extracting device 100, thesimulator 200, and/or one or more components thereof may include or otherwise be associated with one or more memories (not shown) including code (e.g., instructions) configured to cause the delayparameter extracting device 100, thesimulator 200, and/or one or more components thereof to perform one or more of the features/functions/processes described herein. - The memories may be any medium that participates in providing code/instructions to the one or more software, hardware, and/or firmware for execution. Such memories may take many forms, including but not limited to non-volatile media, volatile media, and transmission media. Non-volatile media include, for example, optical or magnetic disks. Volatile media include dynamic memory. Transmission media include coaxial cables, copper wire and fiber optics. Transmission media can also take the form of acoustic, optical, or electromagnetic waves. Common forms of computer-readable media include, for example, a floppy disk, a flexible disk, hard disk, magnetic tape, any other magnetic medium, a CD-ROM, CDRW, DVD, any other optical medium, punch cards, paper tape, optical mark sheets, any other physical medium with patterns of holes or other optically recognizable indicia, a RAM, a PROM, and EPROM, a FLASH-EPROM, any other memory chip or cartridge, a carrier wave, or any other medium from which a computer can read.
-
FIG. 2 is a schematic block diagram showing a configuration of aparameter extracting unit 108 a, according to exemplary embodiments. - Referring to
FIG. 2 , theparameter extracting unit 108 a may include anRC extracting unit 111 and a criticalvalue setting unit 113. TheRC extracting unit 111 is configured to generate a C file by extracting primary C values from a layout with respect to respective nets. The criticalvalue setting unit 113 is configured to set (or otherwise establish) a critical value of capacitance for dividing C values of a C file into sectors. The criticalvalue setting unit 113 may determine a first sector in which RC values are extracted, a second sector in which only C values are extracted, and a third sector in which corresponding nets are ignored, by setting critical values. Each of the sectors may include one or more sectors. Critical values for dividing sectors are not limited and may vary according to display panels. - The critical
value setting unit 113 may determine a C value of a node having a plurality of branches as a critical value for determining a second sector. When a plurality of branches are formed (e.g., power (or transmission) lines), if R values are extracted, the R values may be extracted from the respective branches, and, as such, the amount of data becomes very large. Therefore, the C value of a node having a plurality of branches may be determined as a critical value for determining a second sector. Furthermore, the criticalvalue setting unit 113 may determine a C value of a floating node as a critical value for determining a third sector. Since a floating node may be ignored, the C value of a floating node may be determined as a critical value for determining a third sector. - The
RC extracting unit 111 may compare the primary C values of a C file to a set critical value and determine sectors to which respective nets belong. TheRC extracting unit 111 may extract RC values with respect to nets having C values corresponding to a first sector. TheRC extracting unit 111 may extract only C values with respect to nets having C values corresponding to a second sector. TheRC extracting unit 111 may ignore nets having C values corresponding to a third sector. - For example, the critical
value setting unit 113 may set a first critical value for determining a second sector and a second critical value for determining a third sector. TheRC extracting unit 111 may extract only C values with respect to nets having C values greater than the first critical value, and may extract RC values with respect to nets having C values between the first critical value and the second critical value. - According to exemplary embodiments, the critical
value setting unit 113 may set one or more additional critical values between a first critical value and a second critical value, e.g., a third critical value, for finer sector division, thereby, extracting more precise delay parameters. In this manner, it is contemplated that thecircuit simulation device 10 may enable users to adjust the level of granularity in the design analysis and verification processes. In exemplary embodiments, theRC extracting unit 111 may extract only C values with respect to nets having C values greater than the first critical value, may ignore nets having C values smaller than the second critical value, may extract only C values with respect to nets having C values between the first critical value and the third critical value, and may extract RC values with respect to nets having C values between the third critical value and the second critical value. - In exemplary embodiments, the
RC extracting unit 111 is configured to generate a delay parameter file including data regarding final C values or final RC values. The delay parameter file is a single result file including data regarding delay parameters of the respective nets. As previously mentioned, however, it is contemplated that one or more output delay parameter files may be utilized. - The delay parameter file is output to the
simulator 200. - Methods by which the
RC extracting unit 111 extracts R values and C values are not limited and any of various methods may be used. For example, theRC extracting unit 111 may extract R values and C values regarding nets using a maximum reference resistance Rmax, a minimum reference resistance Rmin, a maximum reference capacitance Cmax, a minimum reference capacitance Cmin, etc. -
FIG. 3 is a schematic block diagram showing a configuration of aparameter extracting unit 108 b, according to exemplary embodiments. - Referring to
FIG. 3 , theparameter extracting unit 108 b may include anRC extracting unit 121 and a criticalvalue setting unit 123. TheRC extracting unit 121 is configured to extract primary C values from a layout with respect to respective nets and generates a C file. The criticalvalue setting unit 123 is configured to set critical values of capacitance for dividing C values into sectors based on the C values of the C file. The criticalvalue setting unit 123 may determine a first sector in which RC values are extracted, a second sector in which only C values are extracted, and a third sector in which corresponding nets are ignored, by setting critical values. Each of the sectors may include one or more sectors. - According to exemplary embodiments, the
RC extracting unit 121 may compare the primary C values of a C file to a set critical value and determine sectors to which respective nets belong. TheRC extracting unit 121 may extract RC values with respect to nets having C values corresponding to a first sector. TheRC extracting unit 121 may extract only C values with respect to nets having C values corresponding to a second sector. TheRC extracting unit 121 may ignore nets having C values corresponding to a third sector. - The
RC extracting unit 121 may be further configured to generate a delay parameter file including data regarding final C values and/or final RC values. The delay parameter file is a single result file including data regarding delay parameters of the respective nets. As previously mentioned, however, theRC extracting unit 121 may be configured to generate one or more result files. - The delay parameter file may be output to the
simulator 200. - According to exemplary embodiments, even if critical values are set by the critical
value setting unit 123 and sectors are determined based on the critical values, theRC extracting unit 121 may be configured to extract delay parameters as designated by a user, if the user inputs the designation. For example, even if a net corresponds to a second sector or a third sector, if a user designates to extract an RC value from the net, theRC extracting unit 121 may extract an RC value from the corresponding net instead of extracting only a C value therefrom or ignoring the corresponding net. - The other configurations and operations of the
RC extracting unit 121 and the criticalvalue setting unit 123 are identical to those described above with reference toFIG. 2 , and, as such, detailed descriptions thereof are omitted to avoid obscuring exemplary embodiments described herein. -
FIG. 4 is a schematic block diagram showing a configuration of aparameter extracting unit 108 c, according to exemplary embodiments. - Referring to
FIG. 4 , theparameter extracting unit 108 c may include anet categorizing unit 131 and anRC extracting unit 133. Thenet categorizing unit 131 may categorize nets into a first net portion from which theRC extracting unit 133 extracts RC values, a second net portion from which theRC extracting unit 133 extracts only C values, and a third net portion that is ignored by theRC extracting unit 133, as designated by a user. A user may categorize nets based on primary C values of a C file and/or any other one or more categorization standards or rules. Thenet categorizing unit 131 may categorize a second net portion based on a C value of a node having a plurality of branches and may categorize a third net portion based on a C value of a floating node. - The
RC extracting unit 133 may extract RC values with respect to nets having C values corresponding to a first sector. TheRC extracting unit 133 may extract only C values with respect to nets having C values corresponding to a second sector. TheRC extracting unit 133 may ignore nets having C values corresponding to a third sector and may not extract delay parameters. - According to exemplary embodiments, the
RC extracting unit 133 is configured to generate a delay parameter file including data regarding final C values or final RC values. The delay parameter file is a single result file including data regarding delay parameters of the respective nets. Again, as previously mentioned, theRC extracting unit 133 may be configured to generate one or more result files. - The delay parameter file may be output to the
simulator 200. -
FIG. 5 is a flowchart of a process to extract delay parameters, according to exemplary embodiments. - Referring to
FIG. 5 , aschematic composing unit 102 first designs a schematic circuit (which may be supplemented by one or more user inputs) and generates a first net list (operation S501). - A
layout composing unit 104 designs a layout (which may be supplemented by one or more user inputs) based on the schematic circuit and generates a second net list (operation S502). - A
verification unit 106 verifies a layout by comparing the first netlist to the second netlist (operation S503). Theverification unit 106 may perform a layout versus schematic (LVS) process to check whether the layout is identical to the corresponding schematic circuit. - A
parameter extracting unit 108 extracts primary C values with respect to respective verified nets of the layout and generates a C file (operation S504). Theparameter extracting unit 108 extracts primary C values with respect to respective nets of the layout according to one or more determined RC extraction rules. - In exemplary embodiments, the
parameter extracting unit 108 sets critical values of capacitance based on the C values of the C file (operation S505). Theparameter extracting unit 108 may determine a first sector in which RC values are extracted, a second sector in which only C values are extracted, and a third sector in which corresponding nets are ignored, by setting critical values. Each of the sectors may include one or more sectors. For example, theparameter extracting unit 108 may set a C value of a floating node as a first critical value TH1 and set a C value of a node having a plurality of branches as a second critical value TH2 and may determine C values between the first critical value TH1 and the second critical value TH as a first sector, C values greater than the second critical value TH2 as a second sector, and C values smaller than the first critical value TH1 as a third sector. - The
parameter extracting unit 108 extracts delay parameters by extracting RC values, extracting C values, or ignoring corresponding nets with respect to the respective sector (operation S506). For example, if a primary C value is smaller than the first critical value TH1, the parameter extracting unit may ignore the corresponding net. If a primary C value is greater than the second critical value TH2, the parameter extracting unit may extract only a C value with respect to the corresponding net (that is, the primary C value is used as-is). If a primary C value is between the first critical value TH1 and the second critical value TH2, the parameter extracting unit may extract an RC value with respect to the corresponding net. - The
parameter extracting unit 108 may combine extracted delay parameters and generate a single delay parameter file (operation S507). -
FIG. 6 is a flowchart of a process to extract delay parameters, according to exemplary embodiments. - Referring to
FIG. 6 , aschematic composing unit 102 first designs a schematic circuit and generates a first net list (operation S601). It is noted that the design of the schematic circuit may be supplemented by one or more user inputs. - A
layout composing unit 104 designs a layout based on the schematic circuit and generates a second net list (operation S602). As with the design of the schematic circuit, the design of the layout may be supplemented by one or more user inputs. - A
verification unit 106 verifies the layout by comparing the first netlist to the second netlist (operation S603). The verification unit may perform a layout versus schematic (LVS) process to check whether the layout is identical to the corresponding schematic circuit. - The
parameter extracting unit 108 categorizes nets as designated by a user (operation S604). For example, a user may set a net categorization standard according to primary C values, and theparameter extracting unit 108 c may categorize nets into a first net portion from which theRC extracting unit 133 extracts RC values, a second net portion from which theRC extracting unit 133 extracts only C values, and a third net portion that is ignored by theRC extracting unit 133, according to the net categorization standard. Theparameter extracting unit 108 may categorize a second net portion based on a C value of a node having a plurality of branches and may categorize a third net portion based on a C value of a floating node. - The
parameter extracting unit 108 may extract delay parameters with respect to the respective categorized nets (operation S605). For example, theparameter extracting unit 108 may extract RC values with respect to nets categorized to a first sector. Theparameter extracting unit 108 may extract only C values with respect to nets categorized to a second sector. The parameter extracting unit may ignore nets categorized to a third sector. - The
parameter extracting unit 108 may combine the extracted delay parameters and generates a single delay parameter file (operation S606). - According to exemplary embodiments, primary C values extracted from a layout are categorized into a plurality of sectors, RC values are extracted with respect to a critical net sector, and C values are extracted with respect to the other nets or the other nets are ignored. In other words, according to exemplary embodiments, RC extraction is performed differently with respect to each of the sectors to reduce the overall amount of RC data to be used later in a simulation, whereas RC data is used with respect to critical nets. Therefore, a period of time elapsed for post-simulation may be reduced without deteriorating the precision of the simulation. Therefore, the performance of a circuit may be analyzed and verified precisely and quickly.
- Although certain exemplary embodiments and implementations have been described herein, other embodiments and modifications will be apparent from this description. Accordingly, the invention is not limited to such embodiments, but rather to the broader scope of the presented claims and various obvious modifications and equivalent arrangements.
Claims (23)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130052752A KR20140133123A (en) | 2013-05-09 | 2013-05-09 | Apparatus and method of extracting delay parameter |
KR10-2013-0052752 | 2013-05-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
US8881081B1 US8881081B1 (en) | 2014-11-04 |
US20140337813A1 true US20140337813A1 (en) | 2014-11-13 |
Family
ID=51798383
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/019,108 Active US8881081B1 (en) | 2013-05-09 | 2013-09-05 | Method and apparatus for extracting delay parameter |
Country Status (2)
Country | Link |
---|---|
US (1) | US8881081B1 (en) |
KR (1) | KR20140133123A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112016173B (en) * | 2020-08-12 | 2022-05-10 | 中国汽车工业工程有限公司 | Method for manufacturing electrical diagram |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5838581A (en) * | 1995-09-29 | 1998-11-17 | Nec Corporation | Layout system for logic circuit |
US6009252A (en) * | 1998-03-05 | 1999-12-28 | Avant! Corporation | Methods, apparatus and computer program products for determining equivalencies between integrated circuit schematics and layouts using color symmetrizing matrices |
US6286126B1 (en) * | 1996-08-30 | 2001-09-04 | Avant! Corporation | Methods, apparatus and computer program products for performing post-layout verification of microelectronic circuits using best and worst case delay models for nets therein |
US20030177464A1 (en) * | 2002-03-15 | 2003-09-18 | Fujitsu Limited | Intergrated circuit layout method and program thereof permitting wire delay adjustment |
US6701289B1 (en) * | 1997-01-27 | 2004-03-02 | Unisys Corporation | Method and apparatus for using a placement tool to manipulate cell substitution lists |
US20060109032A1 (en) * | 2004-11-25 | 2006-05-25 | Fujitsu Limited | Method and apparatus for verifying semiconductor integrated circuits |
US20070094622A1 (en) * | 2002-12-04 | 2007-04-26 | Samsung Electronics Co., Ltd. | Methods, Apparatus and Computer Program Products for Generating Selective Netlists that Include Interconnection Influences at Pre-Layout and Post-Layout Design Stages |
US20070148794A1 (en) * | 2005-12-28 | 2007-06-28 | Dongbu Electronics Co., Ltd. | Method for designing a semiconductor device capable of reflecting a time delay effect for dummy metal fill |
US20070300196A1 (en) * | 2004-12-08 | 2007-12-27 | Noriko Ishibashi | Delay calculating method in semiconductor integrated circuit |
US20090007035A1 (en) * | 2007-06-29 | 2009-01-01 | Ke-Ying Su | Accurate Parasitic Capacitance Extraction for Ultra Large Scale Integrated Circuits |
US20090243393A1 (en) * | 2008-03-27 | 2009-10-01 | Fujitsu Microelectronics Limited | Semiconductor device, designing method and designing apparatus of the same |
US20090276746A1 (en) * | 2008-04-30 | 2009-11-05 | Nec Electronics Corporation | Circuit analysis method, semiconductor integrated circuit manufacturing method, circuit analysis program and circuit analyzer |
US20130219352A1 (en) * | 2012-02-22 | 2013-08-22 | Renesas Electronics Corporation | Lsi design method |
US20130227501A1 (en) * | 2012-02-27 | 2013-08-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device design method, system and computer-readable medium |
US20140007031A1 (en) * | 2012-06-29 | 2014-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device design method, system and computer program product |
-
2013
- 2013-05-09 KR KR1020130052752A patent/KR20140133123A/en not_active Application Discontinuation
- 2013-09-05 US US14/019,108 patent/US8881081B1/en active Active
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5838581A (en) * | 1995-09-29 | 1998-11-17 | Nec Corporation | Layout system for logic circuit |
US6286126B1 (en) * | 1996-08-30 | 2001-09-04 | Avant! Corporation | Methods, apparatus and computer program products for performing post-layout verification of microelectronic circuits using best and worst case delay models for nets therein |
US6701289B1 (en) * | 1997-01-27 | 2004-03-02 | Unisys Corporation | Method and apparatus for using a placement tool to manipulate cell substitution lists |
US6009252A (en) * | 1998-03-05 | 1999-12-28 | Avant! Corporation | Methods, apparatus and computer program products for determining equivalencies between integrated circuit schematics and layouts using color symmetrizing matrices |
US20030177464A1 (en) * | 2002-03-15 | 2003-09-18 | Fujitsu Limited | Intergrated circuit layout method and program thereof permitting wire delay adjustment |
US20070094622A1 (en) * | 2002-12-04 | 2007-04-26 | Samsung Electronics Co., Ltd. | Methods, Apparatus and Computer Program Products for Generating Selective Netlists that Include Interconnection Influences at Pre-Layout and Post-Layout Design Stages |
US7299438B2 (en) * | 2004-11-25 | 2007-11-20 | Fujitsu Limited | Method and apparatus for verifying semiconductor integrated circuits |
US20060109032A1 (en) * | 2004-11-25 | 2006-05-25 | Fujitsu Limited | Method and apparatus for verifying semiconductor integrated circuits |
US20070300196A1 (en) * | 2004-12-08 | 2007-12-27 | Noriko Ishibashi | Delay calculating method in semiconductor integrated circuit |
US20070148794A1 (en) * | 2005-12-28 | 2007-06-28 | Dongbu Electronics Co., Ltd. | Method for designing a semiconductor device capable of reflecting a time delay effect for dummy metal fill |
US20090007035A1 (en) * | 2007-06-29 | 2009-01-01 | Ke-Ying Su | Accurate Parasitic Capacitance Extraction for Ultra Large Scale Integrated Circuits |
US20110023003A1 (en) * | 2007-06-29 | 2011-01-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Accurate Parasitic Capacitance Extraction for Ultra Large Scale Integrated Circuits |
US20090243393A1 (en) * | 2008-03-27 | 2009-10-01 | Fujitsu Microelectronics Limited | Semiconductor device, designing method and designing apparatus of the same |
US20090276746A1 (en) * | 2008-04-30 | 2009-11-05 | Nec Electronics Corporation | Circuit analysis method, semiconductor integrated circuit manufacturing method, circuit analysis program and circuit analyzer |
US20130219352A1 (en) * | 2012-02-22 | 2013-08-22 | Renesas Electronics Corporation | Lsi design method |
US20130227501A1 (en) * | 2012-02-27 | 2013-08-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device design method, system and computer-readable medium |
US20140007031A1 (en) * | 2012-06-29 | 2014-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device design method, system and computer program product |
Also Published As
Publication number | Publication date |
---|---|
US8881081B1 (en) | 2014-11-04 |
KR20140133123A (en) | 2014-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11487924B2 (en) | System, method and associated computer readable medium for designing integrated circuit with pre-layout RC information | |
KR101679920B1 (en) | Integrated circuit design method and apparatus | |
US8694933B2 (en) | Methods, systems, and articles of manufacture for implementing electronic circuit designs with simulation awareness | |
CN106326510B (en) | Verifying clock tree delays | |
KR101776385B1 (en) | Method, device and computer program product for integrated circuit layout generation | |
US9817932B2 (en) | Recognizing and utilizing circuit topology in an electronic circuit design | |
WO2010004668A1 (en) | Delay library, delay library creation method, and delay calculation method | |
US8635579B1 (en) | Local clock skew optimization | |
US20090265672A1 (en) | Method and system for entry and verification of parasitic design constraints for analog integrated circuits | |
US10262097B2 (en) | Method to optimize standard cells manufacturability | |
US9189591B2 (en) | Path-based floorplan analysis | |
US8706467B2 (en) | Compact circuit-simulation output | |
US9189582B2 (en) | Programmable pattern aware voltage analysis | |
CN107688694B (en) | Cell-aware defect characterization and waveform analysis using multiple strobe points | |
US9298875B2 (en) | Semiconductor circuit design method, memory compiler and computer program product | |
US8881081B1 (en) | Method and apparatus for extracting delay parameter | |
TW202247031A (en) | Method and system for designing context aware circuit | |
KR102038736B1 (en) | Netlist abstraction | |
US20220327269A1 (en) | Computing device and method for detecting clock domain crossing violation in design of memory device | |
US8949764B2 (en) | Excluding library cells for delay optimization in numerical synthesis | |
Kuo et al. | Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits | |
US10796051B1 (en) | Adaptive model interface for a plurality of EDA programs | |
US20140351778A1 (en) | Lsi design apparatus and method of designing lsi | |
US8438526B2 (en) | Method for minimizing transistor and analog component variation in CMOS processes through design rule restrictions | |
Hima et al. | Physical Design implementation of Leon processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YANG, SEO-HYEONG;REEL/FRAME:031146/0141 Effective date: 20130904 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |