US20140361385A1 - Method of forming a semiconductor device structure employing fluorine doping and according semiconductor device structure - Google Patents
Method of forming a semiconductor device structure employing fluorine doping and according semiconductor device structure Download PDFInfo
- Publication number
- US20140361385A1 US20140361385A1 US13/911,857 US201313911857A US2014361385A1 US 20140361385 A1 US20140361385 A1 US 20140361385A1 US 201313911857 A US201313911857 A US 201313911857A US 2014361385 A1 US2014361385 A1 US 2014361385A1
- Authority
- US
- United States
- Prior art keywords
- gate
- fluorine
- semiconductor device
- dielectric layer
- gate dielectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 110
- 229910052731 fluorine Inorganic materials 0.000 title claims abstract description 95
- 239000011737 fluorine Substances 0.000 title claims abstract description 95
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 title claims abstract description 94
- 238000000034 method Methods 0.000 title claims abstract description 62
- 238000002513 implantation Methods 0.000 claims abstract description 51
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 41
- 229920005591 polysilicon Polymers 0.000 claims abstract description 41
- 238000000059 patterning Methods 0.000 claims abstract description 10
- 239000000758 substrate Substances 0.000 claims description 27
- 239000000463 material Substances 0.000 claims description 20
- 239000002019 doping agent Substances 0.000 claims description 17
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 9
- 229910052796 boron Inorganic materials 0.000 claims description 9
- 239000003989 dielectric material Substances 0.000 claims description 5
- 230000015572 biosynthetic process Effects 0.000 claims description 4
- 125000006850 spacer group Chemical group 0.000 claims description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 2
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 2
- 238000005516 engineering process Methods 0.000 abstract description 14
- 125000004429 atom Chemical group 0.000 description 24
- 238000005259 measurement Methods 0.000 description 13
- 230000001965 increasing effect Effects 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 9
- 239000007943 implant Substances 0.000 description 8
- 230000000694 effects Effects 0.000 description 7
- 239000012535 impurity Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 230000001133 acceleration Effects 0.000 description 4
- 239000000796 flavoring agent Substances 0.000 description 4
- 235000019634 flavors Nutrition 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 230000000873 masking effect Effects 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- WTEOIRVLGSZEPR-UHFFFAOYSA-N boron trifluoride Chemical class FB(F)F WTEOIRVLGSZEPR-UHFFFAOYSA-N 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 230000000593 degrading effect Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 230000018109 developmental process Effects 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 238000005755 formation reaction Methods 0.000 description 3
- 125000005843 halogen group Chemical group 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 235000013599 spices Nutrition 0.000 description 3
- 238000000137 annealing Methods 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- OKZIUSOJQLYFSE-UHFFFAOYSA-N difluoroboron Chemical compound F[B]F OKZIUSOJQLYFSE-UHFFFAOYSA-N 0.000 description 2
- 150000002221 fluorine Chemical class 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 239000002244 precipitate Substances 0.000 description 2
- 229910015900 BF3 Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- -1 fluorine ions Chemical class 0.000 description 1
- 230000035876 healing Effects 0.000 description 1
- 230000003116 impacting effect Effects 0.000 description 1
- 230000003455 independent Effects 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28176—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the definitive gate conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
Definitions
- the present invention generally relates to integrated circuits, and, more particularly, to semiconductor device structures with gate structures having a fluorine doping profile and methods of forming according semiconductor device structures.
- present-day integrated circuits are implemented by using a plurality of interconnected field effect transistors (FETs), also called metal oxide semiconductor field effect transistors (MOSFETs) or simply MOS transistors.
- FETs field effect transistors
- MOSFETs metal oxide semiconductor field effect transistors
- present-day integrated circuits are implemented by millions of MOS transistors which are formed on a semiconductor substrate with a given surface area.
- MOS transistors act as electronic switching elements wherein a current through a channel region, formed between source and drain regions of a MOS transistor, is controlled by a gate electrode which is typically disposed over the channel region, independ-ent from whether a PMOS transistor or an NMOS transistor is considered.
- a gate electrode which is typically disposed over the channel region, independ-ent from whether a PMOS transistor or an NMOS transistor is considered.
- the conductivity state of a transistor is changed by a voltage applied to the gate electrode passing a so-called threshold voltage (Vt).
- Vt threshold voltage
- the threshold voltage depends nontrivially on the transistor's properties, such as size, material, etc.
- a critical dimension is represented by a width or length dimension of a line or space that has been identified as critical to the device under fabrication for operating properly and, furthermore, which dimension determines the device performance.
- the CDs of microelectronic devices have been approaching the deep sub-micron regime so as to continually meet the demand for faster and also less power-consuming semiconductor devices, so-called low power devices, which allow fabricating advanced microprocessors and digital circuits. In general, it is attempted to provide semiconductor device structures having improved high energy efficiency.
- fabricated chips are often provided to customers in so-called technology platforms with which many electrical parameters are to be specified as a function of device geometries.
- the dependency of the threshold voltage variation on the device geometry, and particularly on the gate length, is an important example of the parameters to be specified.
- FIG. 1 illustrates very schematically a relation between a length of a semiconductor device (L in ⁇ m) plotted against the linear threshold voltage (Vt Lin , in V).
- Vt Lin linear threshold voltage
- FIG. 1 scaling down transistor devices in their length dimension induces a roll-up or roll-off of Vt Lin .
- a Vt Lin roll-up of roughly around 0.1 V may be expected when scaling down to about 72 ⁇ m.
- US Patent Publication 2010/0148271 relates to a method for gate leakage reduction and threshold voltage shift control by implanting fluorine ions into a gate dielectric. This effect is based on the observation that the threshold voltage increases by 6.7 mV when a fluorine implant dosage is increased by 1 ⁇ 10 15 atoms/cm 2 for NMOS devices (NMOS roll-up), while the threshold voltage of PMOS devices is increased by 20 mV when an implant dosage of fluorine is increased by 1 ⁇ 10 15 atoms/cm 2 (PMOS roll-up).
- the threshold voltages of PMOS and NMOS devices may be matched by appropriately raising the threshold voltage of PMOS devices relative to NMOS devices.
- US Patent Publication 2005/0136579 discloses a method for manufacturing a metal oxide transistor having reduced 1/f noise by implanting a fluorine dopant into a polysilicon layer and diffusing the fluorine dopants into a gate dielectric material layer formed under-neath the polysilicon layer by thermal annealing and to subsequently form gate electrodes.
- the present disclosure is generally directed to a method of forming a semiconductor device structure at advanced technology nodes, and the resulting semiconductor device.
- a method of forming a semiconductor device structure includes forming a gate dielectric layer structure over a surface of a semiconductor substrate, forming a polysilicon layer over the gate dielectric layer structure, performing a fluorine implantation process for implanting fluorine at least into the polysilicon layer, forming a gate structure by patterning the gate dielectric layer structure and the polysilicon layer, and forming source and drain regions at opposing sides of the gate structure, wherein a minimum dimension of the gate structure along a direction extending from the source/drain region to the drain/source region is less than about 100 nm.
- a method of forming an NMOS device having a gate length smaller than 35 nm includes providing a semiconductor substrate having a boron dopant profile close to a surface thereof, forming a gate dielectric layer structure and a polysilicon layer over the surface, performing a fluorine implantation process for establishing a fluorine dopant profile in the polysilicon, the gate dielectric layer stack and within the semiconductor substrate close to the surface of the substrate, and thereafter forming a gate structure by applying a patterning process to the polysilicon layer and the gate dielectric layer structure.
- a semiconductor device structure including a semiconductor substrate, a gate structure formed over the semiconductor substrate, the gate structure including a gate layer stack and a sidewall spacer structure, wherein the gate layer stack includes a gate dielectric layer and a polysilicon layer, and source and drain regions formed at opposing sides of the gate structure, wherein the gate structure has a fluorine dopant profile substantially formed in the gate layer stack, and wherein a minimum dimension of the gate layer stack along a direction extending from the source/drain region to the drain/source region is less than about 100 nm.
- FIG. 1 schematically illustrates a known relation between the linear threshold voltage of conventional semiconductor devices and according gate lengths
- FIG. 2 schematically illustrates a graphical representation of linear threshold voltages in dependence on gate length values for low performance NMOS devices of RVT type at different fluorine implantation dosages
- FIG. 3 schematically illustrates a graphical representation of the dependency of threshold saturation voltages of super-low performance NMOS devices of RVT type on the gate length for various fluorine implantation dosages
- FIGS. 4 a - 4 d schematically illustrate graphical representations of the dependency of threshold saturation voltages of super-low performance NMOS devices of HVT, RVT, LVT and SLVT type on the gate length for various fluorine implantation dosages;
- FIGS. 5 a - 5 d schematically illustrate graphical representations of universal curves of super-low performance NMOS devices of HVT, RVT, LVT and SLVT type for various fluorine implantation dosages;
- FIGS. 6 a - 6 e schematically illustrate in cross-sectional views a method of forming a semiconductor device structure in accordance with an illustrative embodiment of the present disclosure.
- FIG. 7 schematically illustrates a graphical representation of the fluorine dopant profile in a region of a gate electrode in accordance with an illustrative embodiment of the present disclosure.
- MOS transistors can be designed with millions of transistors. Many ICs are designed using metal oxide semiconductor (MOS) transistors, also known as field effect transistors (FETs) or MOSFETs.
- MOS transistor properly refers to a device having a metal gate electrode and an oxide gate insulator, that term will be used throughout to refer to any semiconductor device that includes a conductive gate electrode (whether metal or other conductive material) that is positioned over a gate insulator (whether oxide or other insulator) which, in turn, is positioned over a semiconductor substrate.
- MOS transistors can be fabricated as P-channel MOS transistors or PMOS transistors and as N-channel transistors or NMOS transistors, and both can be fabricated with or without mobility enhancing stressor features or strain-inducing features.
- stress and strain may be described with regard to a tensile modulus.
- a circuit designer can mix and match device types, using PMOS and NMOS transistors, stressed and unstressed, to take advantage of the best characteristics of each device type as they best suit the circuit being designed.
- semiconductor device structures and methods for forming a semiconductor device in accordance with various exemplary embodiments of the present disclosure will be illustrated.
- the described process steps, procedures and materials are to be considered only as exemplary embodiments designed to illustrate to one of ordinary skill in the art, methods for practicing the invention.
- Illustrated portions of semiconductor devices and semiconductor device structures may include only a single MOS structure, although those skilled in the art will recognize that actual implementations of integrated circuits may include a large number of such structures.
- steps in the manufacture of semiconductor devices and semiconductor device structures are well known and so, in the interest of brevity, many conventional steps will only be mentioned briefly herein, or will be omitted entirely without providing the well-known process details.
- NMOS devices preferably (but not exclusively limited to) NMOS devices
- a specific fluorine dopant profile at a specific location in the process flow.
- a desired threshold voltage dependency on the gate length is achieved which is, in comparison to conventional variations in the threshold voltage induced by changes in the gate length, considerably flattened without impacting long channel threshold voltage and degrading short channel device performance.
- the fluorine concentration at the substrate/gate dielectric interface of semiconductor devices is increased.
- the fluorine implantation is performed after depositing a polysilicon layer as a gate material over a gate dielectric layer structure in process flows for fabricating MOSFET devices. It is believed that high-dosed fluorine at interfaces of substrate and gate dielectric of MOSFET devices precipitate into vacancy fluorine clusters, which suppress interstitial concentration excesses in vicinities of boron impurities which are, for example, often introduced into the substrate of NMOS semiconductor devices in order to form a P-well. The suppressed interstitial concentration excess allows, in turn, reducing thermal diffusion of boron, which results in a positive modification of a boron profile introduced into the substrate starting from the interface down to the relevant part of the device.
- FIG. 2 schematically presents results of illustrative measurements performed with super-low performance NMOS devices of RVT type with a width of approximately 900 nm and being subjected to different fluorine implantations.
- FIG. 2 graphically illustrates a relationship between linear threshold voltage Vt Lin and gate length L G .
- Vt Lin linear threshold voltage
- L G gate length
- a curve denoted by reference numeral 201 was obtained by measuring Vt Lin versus L G with a conventional semiconductor device serving as a standard sample device, particularly without a fluorine profile.
- a curve denoted by reference numeral 203 corresponds to measurements performed to semiconductor devices that were exposed to a fluorine implantation into polysilicon with a dosage of about 2 ⁇ 10 15 atoms/cm 2 .
- a curve denoted by reference numeral 205 corresponds to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 2 ⁇ 10 15 atoms/cm 2 .
- a curve denoted by reference numeral 207 corresponds to semiconductor devices subjected to a fluorine implantation with a dosage of about 3 ⁇ 10 15 atoms/cm 2 .
- a curve denoted by reference numeral 209 corresponds to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 3.5 ⁇ 10 15 atoms/cm 2 .
- FIG. 2 It is shown by FIG. 2 that, when increasing the fluorine implantation dosage for semiconductor device structures with gate lengths on the order of 1 ⁇ m, the linear threshold voltage Vt Lin is substantially increased (agrees with basic understanding as discussed with regard to FIG. 1 ). This is, however, not the case for semiconductor device structures with gate lengths at about 30 nm or less, where the linear threshold voltage Vt Lin surprisingly decreases with increasing fluorine implantation dosages relative to the standard sample device.
- FIG. 3 graphically illustrates a graphical representation obtained by the inventors performing measurements with super-low performance NMOS devices of the RVT type measuring the saturation threshold voltage Vt SAT at different gate lengths L G .
- a curve denoted by reference numeral 301 was obtained by measuring Vt Lin versus L G with a conventional semiconductor device serving as a standard sample device, particularly without a fluorine profile.
- a curve denoted by reference numeral 303 corresponds to measurements performed to semiconductor devices that were exposed to a fluorine implantation into polysilicon with a dosage of about 2 ⁇ 10 15 atoms/cm 2 .
- a curve denoted by reference numeral 305 corresponds to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 2 ⁇ 10 15 atoms/cm 2 .
- a curve denoted by reference numeral 307 corresponds to semiconductor devices subjected to a fluorine implantation with a dosage of about 3 ⁇ 10 15 atoms/cm 2 .
- a curve denoted by reference numeral 309 corresponds to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 3.5 ⁇ 10 15 atoms/cm 2 .
- Curves SP 114 , SP 115 , SP 116 represent curves that were obtained in accordance with the Spice Model based on the actual silicon.
- FIGS. 4 a - 4 d graphically illustrate dependencies of Vt SAT on the gate length L G for different Vt flavors, such as HVT devices ( FIG. 4 a ), LVT devices ( FIG. 4 b ), RVT devices ( FIG. 4 c ) and SLVT devices ( FIG. 4 d ).
- curves denoted by reference numeral 401 were obtained by measuring Vt Lin versus L G with conventional semiconductor devices serving as a standard sample devices, particularly without a fluorine profile.
- Curves denoted by reference numeral 403 correspond to measurements performed to semiconductor devices that were exposed to a fluorine implantation into polysilicon with a dosage of about 2 ⁇ 10 15 atoms/cm 2 .
- Curves denoted by reference numeral 405 correspond to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 2 ⁇ 10 15 atoms/cm 2 .
- Curves denoted by reference numeral 407 correspond to semiconductor devices subjected to a fluorine implantation with a dosage of about 3 ⁇ 10 15 atoms/cm 2 .
- Curves denoted by reference numeral 409 correspond to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 3.5 ⁇ 10 15 atoms/cm 2 .
- Curves SP 117 -SP 1118 represent curves that were obtained in accordance with the Spice Model based on the actual silicon.
- the dependency of Vt SAT on changes in the gate length L G is less pronounced with decreasing fluorine implantation dosage, as can be derived from FIGS. 4 a - 4 d .
- the threshold voltage is substantially increased with increased fluorine implantation dosage.
- the tendency is such that Vt SAT substantially decreases with increasing fluorine implantation dosage.
- FIGS. 4 a - 4 d show that the present disclosure provides a general technique valid for all NMOS devices and Vt flavors.
- FIGS. 5 a - 5 d graphically represent results of measurements of HVT, LVT, RVT and SLVT type NMOS devices subjected to a fluorine implantation in comparison to conventional semiconductor devices acting as standard sampling devices (square-shaped measurement points 505 in FIG. 5 a , 545 in FIG. 5 b , 525 in FIG. 5 c , 565 in FIG. 5 d ).
- the fluorine implantation dosage was chosen to be about 3.5 ⁇ 10 15 atoms/cm 2 (diamond-shaped measurement points 503 in FIG. 5 a , 543 in FIG. 5 b , 523 in FIG. 5 c , 563 in FIG. 5 d ).
- FIGS. 5 a - 5 d show different measurement points of I OFF versus I DSAT normalized to different gate lengths.
- Average values of the square-shaped measurement points are indicated by stars (reference numeral 515 in FIG. 5 a , reference numeral 555 in FIG. 5 b , reference numeral 535 in FIG. 5 c , reference numeral 573 in FIG. 5 d ).
- Averaged values of the diamond-shaped measurement points are indicated by stars (reference numeral 513 in FIG. 5 a , reference numeral 553 in FIG.
- FIG. 5 b reference numeral 533 in FIG. 5 c , reference numeral 575 in FIG. 5 d ).
- drain saturation current I DSAT is increased and/or off-current I OFF is decreased. Therefore, the graphical representations in FIG. 5 a - 5 d show that, for all different NMOS types, with and without fluorine implantation profile, the same performance may be expected, if not an improved performance may be achieved.
- FIGS. 6 a - 6 e various illustrative embodiments of the present disclosure will be described with regard to methods of forming semiconductor device structures having reduced variations of the threshold voltage upon changes in the gate length as compared to conventional semiconductor devices.
- FIG. 6 a illustrates a semiconductor device structure 600 at an early stage of fabrication, wherein the semiconductor device structure 600 comprises a silicon substrate 605 and a gate dielectric layer structure 610 formed over the semiconductor substrate 605 .
- the semiconductor substrate 605 may be a bulk substrate or may be implemented by a silicon-on-insulator (SOI) configuration.
- the gate dielectric layer structure 610 may be comprised of one or more dielectric material layers of materials such as a silicon oxide material, a silicon nitride material, high-k dielectric materials and combinations thereof.
- FIG. 6 b illustrates the semiconductor device structure 600 of FIG. 6 a at a more advanced stage during fabrication.
- a gate material layer 615 for example formed by polysilicon or another conventional gate material, is formed over the gate dielectric layer structure 610 .
- the gate material layer 115 is deposited on the gate dielectric layer structure 610 by conventional procedures, such as low pressure chemical vapor deposition (LPCVD) and the like.
- the gate material layer 615 has a thickness 620 which may be selected with respect to settings of a fluorine implantation process to be performed at a later stage in order to prevent fluorine from being implanted directly into the gate dielectric layer structure 610 and thereby damaging the crystal structure of the gate dielectric layer structure.
- the gate material layer 615 has a minimum thickness 620 of at least about 50 nm, preferably about 100 nm, and more preferably about 150 nm.
- the gate dielectric layer structure 605 may have a thickness in the range of about 1-50 nm.
- the thicknesses 620 and 625 and the use of implantation energies during the fluorine implantation step to be performed at a later stage can be cooperatively adjusted to ensure that fluorine is implanted only into the polysilicon layer 615 in order to avoid any damages of the gate dielectric layer structure 610 , if required.
- FIG. 6 c illustrates the partially completed semiconductor device structure 600 while implanting fluorine dopants at least into the polysilicon layer 615 during a fluorine implantation process 630 .
- the dopants may be composed of fluorine or boron fluorides, such as boron difluoride BF 2 +, boron trifluoride or mixtures thereof.
- the fluorine dopants may be implanted at a dose and energy such that no fluorine is directly implanted into the gate dielectric layer structure 610 .
- the fluorine dose may be of at least about 3 ⁇ 10 15 atoms/cm 2 .
- the fluorine implant dose may be in a range of about 3 ⁇ 10 15 atoms/cm 2 to about 5 ⁇ 10 15 atoms/cm 2 .
- acceleration energies may be chosen in between about 1-100 keV, depending on implant species and the like. In a special illustrative example herein, the acceleration energies may be chosen out of the range from about 1-50 keV. In a preferred example, the acceleration energies may be chosen out of the range from about 1-25 keV. In a more preferred example, the acceleration energies may be chosen out of the range from about 5-20 keV.
- FIG. 6 d illustrates the semiconductor device structure 600 at a more advanced stage during fabrication, wherein fluorine is at least implanted into the polysilicon layer 615 (see FIG. 6 c ) resulting in a fluorine implanted polysilicon 645 .
- fluorine may be as well implanted into the gate dielectric layer structure 610 (see FIG. 6 c ) to result in a fluorine implanted gate dielectric layer structure 635 .
- polysilicon 645 may be disposed over gate dielectric 610 (not illustrated).
- polysilicon 645 may be disposed over gate dielectric layer structure 635 .
- a patterning process 650 may be applied to the semiconductor device structure 600 as shown in FIG. 6 d in order to form a gate electrode structure ( FIG. 6 e ).
- the person skilled in the art will appreciate that the patterning process 650 may, by way of example, comprise appropriate steps of depositing a masking layer, patterning the masking layer, performing appropriate etching steps through the masking layer, removing the masking layer, and the like.
- a doped well 680 source and drain regions 670 , source and drain extension regions 672 and sidewall spacer structures 660 covering sidewalls of a gate electrode layer stack comprised of a gate dielectric layer structure 637 and a gate material 647 .
- the gate material 647 may correspond to the fluorine doped polysilicon material 645 ( FIG. 6 d ) having fluorine impurities 649 (for ease of illustration, only schematically depicted) therein.
- the gate dielectric layer structure 637 may have fluorine impurities 639 incorporated therein.
- the gate dielectric layer structure 637 may alternatively not have fluorine impurities 639 incorporated therein (not illustrated).
- semiconductor device structures as illustrated in FIG. 6 e may have a gate length (indicated by double arrow 674 ) in the range of 100 nm or less, preferably in the range of 50 nm or less, more preferably in the range of 35 nm or less.
- the present disclosure proposes an additional fluorine implantation starting from gate material layer formation, such as a poly deposition step, up to formation of source and drain (therefore after gate patterning) prior to a final annealing sequence which may be performed for activating dopants, such as source/drain and/or halo dopants, healing of crystal damages, etc.
- dopants such as source/drain and/or halo dopants, healing of crystal damages, etc.
- dopants such as source/drain and/or halo dopants, healing of crystal damages, etc.
- a boron implantation process (not illustrated) may be performed prior to the implantation process 630 in FIG. 6 c when NMOS device structures are considered.
- a boron profile may be formed within the semiconductor substrate 605 prior to forming the gate dielectric layer structure 610 .
- a semiconductor device under fabrication such as a semiconductor device comprising at least one semiconductor device structure 600 as described with regard to the FIGS. 6 a - 6 e , may comprise a low threshold voltage NMOS device and/or a super low threshold voltage NMOS device and/or a regular threshold voltage NMOS device and/or a high threshold voltage NMOS device.
- FIG. 7 schematically illustrates a fluorine profile in accordance with a special illustrative embodiment of the present disclosure.
- a graph 710 represents a dependency of a fluorine concentration on a distance Y measured relative to an interface of a gate dielectric layer structure 720 to an underlying semiconductor substrate 740 .
- the gate material 730 is represented on the left of the gate dielectric layer structure 720 . Therefore, the concentration profile as illustrated in FIG. 7 corresponds to a profile of fluorine impurities taken along a section of a gate electrode of the present disclosure along its height direction (the height direction is defined as being oriented in parallel to a normal direction of a surface of a semiconductor substrate over which the gate material is disposed).
- the height direction is defined as being oriented in parallel to a normal direction of a surface of a semiconductor substrate over which the gate material is disposed.
- a maximum of the fluorine concentration on the order of about 10 21 atoms/cm 3 is located at about 50 nm or less from the interface.
- the concentration of fluorine impurities may be on the order of about 10 20 atoms/cm 3 or less and higher than the order of about 10 19 atoms/cm 3 .
- a drop in the fluorine concentration, indicated by double-arrow 760 is present.
- the present disclosure provides, in various aspects, methods of forming a semiconductor device structure at advanced technology nodes and respective semiconductor device structures are provided at advanced technology nodes, i.e., smaller than 100 nm.
- a fluorine implantation process for implanting fluorine at least into a polysilicon layer formed over a dielectric layer structure is performed prior to patterning the gate dielectric layer structure and the polysilicon layer for forming a gate structure and implanting source and drain regions at opposing sides of the gate structure.
Abstract
Description
- 1. Field of the Invention
- The present invention generally relates to integrated circuits, and, more particularly, to semiconductor device structures with gate structures having a fluorine doping profile and methods of forming according semiconductor device structures.
- 2. Description of the Related Art
- The majority of present-day integrated circuits (ICs) are implemented by using a plurality of interconnected field effect transistors (FETs), also called metal oxide semiconductor field effect transistors (MOSFETs) or simply MOS transistors. Typically, present-day integrated circuits are implemented by millions of MOS transistors which are formed on a semiconductor substrate with a given surface area.
- Basically, MOS transistors act as electronic switching elements wherein a current through a channel region, formed between source and drain regions of a MOS transistor, is controlled by a gate electrode which is typically disposed over the channel region, independ-ent from whether a PMOS transistor or an NMOS transistor is considered. Particularly, the conductivity state of a transistor is changed by a voltage applied to the gate electrode passing a so-called threshold voltage (Vt). In general, the threshold voltage depends nontrivially on the transistor's properties, such as size, material, etc.
- In efforts to build integrated circuits with a greater number of transistors and faster semiconductor devices, developments in semiconductor technologies are directed to ultra large scale integration (ULSI), which resulted in ICs of ever-decreasing size and, therefore, of MOS transistors having reduced sizes. Herein, a critical dimension (CD) is represented by a width or length dimension of a line or space that has been identified as critical to the device under fabrication for operating properly and, furthermore, which dimension determines the device performance. In present-day semiconductor technology, the CDs of microelectronic devices have been approaching the deep sub-micron regime so as to continually meet the demand for faster and also less power-consuming semiconductor devices, so-called low power devices, which allow fabricating advanced microprocessors and digital circuits. In general, it is attempted to provide semiconductor device structures having improved high energy efficiency.
- However, as semiconductor devices and device features have become smaller in order to comply with requirements set by advanced integration densities, conventional fabrication techniques have been pushed to their limits, challenging their abilities to produce finely defined features at presently required scales. Consequently, developers are faced with increasing challenges and constraints due to scaling limitations which arise as semiconductor devices continue to decrease in size.
- Normally, millions of individual semiconductor devices, such as PMOS transistors or NMOS transistors, are provided on a microchip for implementing IC structures. As transistor performance depends crucially on several factors, for example, on the threshold voltage, it is easy to see that it is highly nontrivial to control a chip's performance. Therefore, controlling a chip's performance generally requires keeping many parameters of individual transistors under control, especially for strongly-scaled semiconductor devices. For example, deviations in the threshold voltage of transistor structures across a semiconductor chip strongly affect the reliability of the whole chip under fabrication. In order to ascertain a reliable controlla-bility of transistor devices across a chip, a well-defined adjustment of the threshold voltage for each transistor has to be maintained to a high degree of accuracy. As the threshold voltage alone already depends on many factors, it is necessary to provide a carefully controlled process flow for fabricating transistor devices which reliably meets all factors.
- In practice, fabricated chips are often provided to customers in so-called technology platforms with which many electrical parameters are to be specified as a function of device geometries. In this regard, the dependency of the threshold voltage variation on the device geometry, and particularly on the gate length, is an important example of the parameters to be specified.
-
FIG. 1 illustrates very schematically a relation between a length of a semiconductor device (L in μm) plotted against the linear threshold voltage (VtLin, in V). As shown inFIG. 1 , scaling down transistor devices in their length dimension induces a roll-up or roll-off of VtLin. By way of example, when starting from a length dimension of around 1 μm, a VtLin roll-up of roughly around 0.1 V may be expected when scaling down to about 72 μm. - It is generally accepted that so-called short channel effects and reverse short channel effects represent an important factor when discussing the dependency of the threshold voltage on the gate length as they become more relevant at smaller scales. Herein, the relative strength of well dosages, halo dosages and the dosages of extension regions in turn may strongly affect the reverse short channel effect. In conventional device engineering, it is attempted to carefully choose implant settings for meeting as much of the device performance criteria as possible, while showing a reasonable behavior for the dependency of the threshold voltage on the gate length. However, this does not allow actively adjusting the dependency of the threshold voltage on the gate length to a desired degree because it is rather a mere consequence of the implant settings as the performance criteria (in a broad sense, covering threshold voltage, on-current, off-current etc.) dominate over possible ranges of the implant settings.
- In particular, all devices with different threshold flavors (low-threshold voltage or LVT devices, super-low threshold or SLVT devices, regular threshold voltage or RVT devices and high threshold voltage or HVT devices) in advanced high-k metal gate technologies show reverse short channel effects. In practice, no solution has been proposed for reducing the above-discussed degrading effects without deteriorating the device performance.
- This may be understood by considering that although, in theory, a stable and flatter dependency of the threshold voltage on the gate length may be obtained by changing implant settings of well implantation, halo implantation and source/drain extension implantation, it is not possible to simultaneously improve all performance criteria. Therefore, in practice, such approaches only provide limited space for adjustments of the dependency of the threshold voltage on the gate length, mostly on cost of lower device performance.
- US Patent Publication 2010/0148271 relates to a method for gate leakage reduction and threshold voltage shift control by implanting fluorine ions into a gate dielectric. This effect is based on the observation that the threshold voltage increases by 6.7 mV when a fluorine implant dosage is increased by 1×1015 atoms/cm2 for NMOS devices (NMOS roll-up), while the threshold voltage of PMOS devices is increased by 20 mV when an implant dosage of fluorine is increased by 1×1015 atoms/cm2 (PMOS roll-up). In the framework of US Patent Publication 2010/0148271, the threshold voltages of PMOS and NMOS devices may be matched by appropriately raising the threshold voltage of PMOS devices relative to NMOS devices.
- US Patent Publication 2005/0136579 discloses a method for manufacturing a metal oxide transistor having reduced 1/f noise by implanting a fluorine dopant into a polysilicon layer and diffusing the fluorine dopants into a gate dielectric material layer formed under-neath the polysilicon layer by thermal annealing and to subsequently form gate electrodes.
- However, these conventional approaches basically raise the threshold voltage, while, for, advanced semiconductor devices, low performance and low power consumption is desired. Therefore, it is desirable to continue in lowering threshold voltages of semiconductor devices at advancing technology nodes.
- It is desirable to provide technologies at smaller technology nodes which enable reducing variations in the threshold voltage of semiconductor devices.
- It is desirable to provide a method which allows for tuning the dependency of the threshold voltage on the gate length without degrading the rest of the performance indicators. Furthermore, it is desirable to provide semiconductor device structures having a stable and flat dependency of the threshold voltage on the gate length and simultaneously meeting required advanced high device performance criteria.
- The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
- The present disclosure is generally directed to a method of forming a semiconductor device structure at advanced technology nodes, and the resulting semiconductor device.
- In one embodiment of the present disclosure, a method of forming a semiconductor device structure is provided. The method includes forming a gate dielectric layer structure over a surface of a semiconductor substrate, forming a polysilicon layer over the gate dielectric layer structure, performing a fluorine implantation process for implanting fluorine at least into the polysilicon layer, forming a gate structure by patterning the gate dielectric layer structure and the polysilicon layer, and forming source and drain regions at opposing sides of the gate structure, wherein a minimum dimension of the gate structure along a direction extending from the source/drain region to the drain/source region is less than about 100 nm.
- In another embodiment of the present disclosure, a method of forming an NMOS device having a gate length smaller than 35 nm is provided, wherein the method includes providing a semiconductor substrate having a boron dopant profile close to a surface thereof, forming a gate dielectric layer structure and a polysilicon layer over the surface, performing a fluorine implantation process for establishing a fluorine dopant profile in the polysilicon, the gate dielectric layer stack and within the semiconductor substrate close to the surface of the substrate, and thereafter forming a gate structure by applying a patterning process to the polysilicon layer and the gate dielectric layer structure.
- In a further embodiment of the present disclosure, a semiconductor device structure is provided, the semiconductor device structure including a semiconductor substrate, a gate structure formed over the semiconductor substrate, the gate structure including a gate layer stack and a sidewall spacer structure, wherein the gate layer stack includes a gate dielectric layer and a polysilicon layer, and source and drain regions formed at opposing sides of the gate structure, wherein the gate structure has a fluorine dopant profile substantially formed in the gate layer stack, and wherein a minimum dimension of the gate layer stack along a direction extending from the source/drain region to the drain/source region is less than about 100 nm.
- The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
-
FIG. 1 schematically illustrates a known relation between the linear threshold voltage of conventional semiconductor devices and according gate lengths; -
FIG. 2 schematically illustrates a graphical representation of linear threshold voltages in dependence on gate length values for low performance NMOS devices of RVT type at different fluorine implantation dosages; -
FIG. 3 schematically illustrates a graphical representation of the dependency of threshold saturation voltages of super-low performance NMOS devices of RVT type on the gate length for various fluorine implantation dosages; -
FIGS. 4 a-4 d schematically illustrate graphical representations of the dependency of threshold saturation voltages of super-low performance NMOS devices of HVT, RVT, LVT and SLVT type on the gate length for various fluorine implantation dosages; -
FIGS. 5 a-5 d schematically illustrate graphical representations of universal curves of super-low performance NMOS devices of HVT, RVT, LVT and SLVT type for various fluorine implantation dosages; -
FIGS. 6 a-6 e schematically illustrate in cross-sectional views a method of forming a semiconductor device structure in accordance with an illustrative embodiment of the present disclosure; and -
FIG. 7 schematically illustrates a graphical representation of the fluorine dopant profile in a region of a gate electrode in accordance with an illustrative embodiment of the present disclosure. - While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
- Various illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
- The drawings showing embodiments of the present disclosure are semi-diagrammatic and are not to scale and, particularly, some of the dimensions are for clarity of presentation only and, therefore, are exaggeratedly shown in the figures. Similarly, although the views in the drawings generally show similar orientations for ease of description, this depiction in the figures is arbitrary for the most part. Generally, the embodiments of the disclosure can be operated in any orientation.
- The multiple embodiments are disclosed and described having some features in common, for clarity and ease of illustration, description and comprehension thereof, similar and like features are ordinarily described with similar reference numerals as a matter of descriptive convenience. Various different embodiments are described with regard to one or more common figures as a matter of descriptive convenience. It is to be understood that this is not intended to have any other significance or provide any limitation for the present disclosure. Any numeration of embodiments, may it be explicit as 1st embodiment, 2nd embodiment, etc., or implied, is a matter of descriptive convenience and is not intended to provide any other significance or limitation for the present disclosure.
- The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
- Integrated circuits (ICs) can be designed with millions of transistors. Many ICs are designed using metal oxide semiconductor (MOS) transistors, also known as field effect transistors (FETs) or MOSFETs. Although the term “MOS transistor” properly refers to a device having a metal gate electrode and an oxide gate insulator, that term will be used throughout to refer to any semiconductor device that includes a conductive gate electrode (whether metal or other conductive material) that is positioned over a gate insulator (whether oxide or other insulator) which, in turn, is positioned over a semiconductor substrate. The person skilled in the art understands that MOS transistors can be fabricated as P-channel MOS transistors or PMOS transistors and as N-channel transistors or NMOS transistors, and both can be fabricated with or without mobility enhancing stressor features or strain-inducing features. The person skilled in the art understands that stress and strain may be described with regard to a tensile modulus. A circuit designer can mix and match device types, using PMOS and NMOS transistors, stressed and unstressed, to take advantage of the best characteristics of each device type as they best suit the circuit being designed.
- In describing the following figures, semiconductor device structures and methods for forming a semiconductor device in accordance with various exemplary embodiments of the present disclosure will be illustrated. The described process steps, procedures and materials are to be considered only as exemplary embodiments designed to illustrate to one of ordinary skill in the art, methods for practicing the invention. However, it is to be understood that the invention is not to be limited to these exemplary embodiments. Illustrated portions of semiconductor devices and semiconductor device structures may include only a single MOS structure, although those skilled in the art will recognize that actual implementations of integrated circuits may include a large number of such structures. Various steps in the manufacture of semiconductor devices and semiconductor device structures are well known and so, in the interest of brevity, many conventional steps will only be mentioned briefly herein, or will be omitted entirely without providing the well-known process details.
- It is referred back to the schematic illustration in
FIG. 1 and the corresponding discussion above. It is to be kept in mind that, even if process flows for fabricating semiconductor devices are stable at a certain scale such that a determined threshold voltage is adjusted when fabricating semiconductor devices at that scale, a mere transfer of the process flow to more advanced technology nodes at smaller scales does not result in semiconductor devices with equivalently controlled threshold voltages at smaller scales. At each scale, strategies must be developed anew to comply with advancing requirements. The inventors understood that good configurations in view of the threshold voltage Vt depending on the gate length L are given by a flat Vt-L-profile relative to products on record representing current semiconductor devices as illustrated by standard sample devices. - In aspects of the present disclosure, it is possible to reduce reverse short channel effects in the threshold voltage of semiconductor devices, preferably (but not exclusively limited to) NMOS devices, by implementing a specific fluorine dopant profile at a specific location in the process flow. In this way, a desired threshold voltage dependency on the gate length is achieved which is, in comparison to conventional variations in the threshold voltage induced by changes in the gate length, considerably flattened without impacting long channel threshold voltage and degrading short channel device performance.
- In accordance with illustrative embodiments of the present disclosure, the fluorine concentration at the substrate/gate dielectric interface of semiconductor devices is increased. In accordance with special illustrative embodiments herein, the fluorine implantation is performed after depositing a polysilicon layer as a gate material over a gate dielectric layer structure in process flows for fabricating MOSFET devices. It is believed that high-dosed fluorine at interfaces of substrate and gate dielectric of MOSFET devices precipitate into vacancy fluorine clusters, which suppress interstitial concentration excesses in vicinities of boron impurities which are, for example, often introduced into the substrate of NMOS semiconductor devices in order to form a P-well. The suppressed interstitial concentration excess allows, in turn, reducing thermal diffusion of boron, which results in a positive modification of a boron profile introduced into the substrate starting from the interface down to the relevant part of the device.
-
FIG. 2 schematically presents results of illustrative measurements performed with super-low performance NMOS devices of RVT type with a width of approximately 900 nm and being subjected to different fluorine implantations.FIG. 2 graphically illustrates a relationship between linear threshold voltage VtLin and gate length LG. Several measurements were performed at different gate lengths. Herein, a curve denoted byreference numeral 201 was obtained by measuring VtLin versus LG with a conventional semiconductor device serving as a standard sample device, particularly without a fluorine profile. A curve denoted byreference numeral 203 corresponds to measurements performed to semiconductor devices that were exposed to a fluorine implantation into polysilicon with a dosage of about 2×1015 atoms/cm2. A curve denoted byreference numeral 205 corresponds to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 2×1015 atoms/cm2. A curve denoted by reference numeral 207 corresponds to semiconductor devices subjected to a fluorine implantation with a dosage of about 3×1015 atoms/cm2. A curve denoted by reference numeral 209 corresponds to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 3.5×1015 atoms/cm2. - It is shown by
FIG. 2 that, when increasing the fluorine implantation dosage for semiconductor device structures with gate lengths on the order of 1 μm, the linear threshold voltage VtLin is substantially increased (agrees with basic understanding as discussed with regard toFIG. 1 ). This is, however, not the case for semiconductor device structures with gate lengths at about 30 nm or less, where the linear threshold voltage VtLin surprisingly decreases with increasing fluorine implantation dosages relative to the standard sample device. When comparing portions of thecurves 201 to 209 for semiconductor device structures with gate lengths at about 100 nm and portions of thecurves 201 to 209 for semiconductor device structures with gate lengths at about 30 nm, it is easy to see that, for example, an inclination of curve 209 (corresponding to semiconductor device structures with fluorine dosages of 3.5×1015 atoms/cm2) is less than an inclination ofcurve 201 denoting standard sample devices for gate length smaller than 100 nm. Curves SP111, SP112, SP113 represent curves that were obtained in accordance with the Spice Model based on the actual silicon. - The person skilled in the art, therefore, appreciates from the representation in
FIG. 2 that, for semiconductor device structures having gate lengths smaller than 100 nm, the dependency of the linear threshold voltage on the gate length VtLin(LG) is flattened such that variations of the linear threshold voltage caused by changes in the gate length are reduced. -
FIG. 3 graphically illustrates a graphical representation obtained by the inventors performing measurements with super-low performance NMOS devices of the RVT type measuring the saturation threshold voltage VtSAT at different gate lengths LG. Herein, a curve denoted byreference numeral 301 was obtained by measuring VtLin versus LG with a conventional semiconductor device serving as a standard sample device, particularly without a fluorine profile. A curve denoted byreference numeral 303 corresponds to measurements performed to semiconductor devices that were exposed to a fluorine implantation into polysilicon with a dosage of about 2×1015 atoms/cm2. A curve denoted byreference numeral 305 corresponds to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 2×1015 atoms/cm2. A curve denoted byreference numeral 307 corresponds to semiconductor devices subjected to a fluorine implantation with a dosage of about 3×1015 atoms/cm2. A curve denoted byreference numeral 309 corresponds to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 3.5×1015 atoms/cm2. Curves SP114, SP115, SP116 represent curves that were obtained in accordance with the Spice Model based on the actual silicon. - The person skilled in the art appreciates that the effect of obtaining a sufficient flattening of the threshold voltage depending on the gate length is present for both, VtLin and VtSAT, at a dosage of about 3.5×1015 atoms/cm2 or more.
-
FIGS. 4 a-4 d graphically illustrate dependencies of VtSAT on the gate length LG for different Vt flavors, such as HVT devices (FIG. 4 a), LVT devices (FIG. 4 b), RVT devices (FIG. 4 c) and SLVT devices (FIG. 4 d). Herein, curves denoted byreference numeral 401 were obtained by measuring VtLin versus LG with conventional semiconductor devices serving as a standard sample devices, particularly without a fluorine profile. Curves denoted byreference numeral 403 correspond to measurements performed to semiconductor devices that were exposed to a fluorine implantation into polysilicon with a dosage of about 2×1015 atoms/cm2. Curves denoted byreference numeral 405 correspond to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 2×1015 atoms/cm2. Curves denoted byreference numeral 407 correspond to semiconductor devices subjected to a fluorine implantation with a dosage of about 3×1015 atoms/cm2. Curves denoted byreference numeral 409 correspond to semiconductor devices subjected to a fluorine implantation into polysilicon with a dosage of about 3.5×1015 atoms/cm2. Curves SP117-SP1118 represent curves that were obtained in accordance with the Spice Model based on the actual silicon. - Basically, the dependency of VtSAT on changes in the gate length LG is less pronounced with decreasing fluorine implantation dosage, as can be derived from
FIGS. 4 a-4 d. Particularly, it is confirmed for each of the different Vt flavors and according NMOS devices, respectively, that, for semiconductor devices with a gate length of about 1 μm, the threshold voltage is substantially increased with increased fluorine implantation dosage. In reducing the gate length down to 100 nm or less, and particularly to about 30 nm or less, the tendency is such that VtSAT substantially decreases with increasing fluorine implantation dosage.FIGS. 4 a-4 d, therefore, show that the present disclosure provides a general technique valid for all NMOS devices and Vt flavors. -
FIGS. 5 a-5 d graphically represent results of measurements of HVT, LVT, RVT and SLVT type NMOS devices subjected to a fluorine implantation in comparison to conventional semiconductor devices acting as standard sampling devices (square-shaped measurement points 505 inFIG. 5 a, 545 inFIG. 5 b, 525 inFIG. 5 c, 565 inFIG. 5 d). The fluorine implantation dosage was chosen to be about 3.5×1015 atoms/cm2 (diamond-shaped measurement points 503 inFIG. 5 a, 543 inFIG. 5 b, 523 inFIG. 5 c, 563 inFIG. 5 d). Furthermore, the measurements were performed with semiconductor devices having a gate length less than 35 nm, particularly with gate lengths of 26 nm, 30 nm and 34 nm. Each of the graphs illustrated inFIGS. 5 a-5 d shows different measurement points of IOFF versus IDSAT normalized to different gate lengths. Average values of the square-shaped measurement points are indicated by stars (reference numeral 515 inFIG. 5 a,reference numeral 555 inFIG. 5 b,reference numeral 535 inFIG. 5 c,reference numeral 573 inFIG. 5 d). Averaged values of the diamond-shaped measurement points are indicated by stars (reference numeral 513 inFIG. 5 a, reference numeral 553 inFIG. 5 b,reference numeral 533 inFIG. 5 c,reference numeral 575 inFIG. 5 d). By introducing fluorine into polysilicon with an implantation dosage of 3.5×1015 atoms/cm2, drain saturation current IDSAT is increased and/or off-current IOFF is decreased. Therefore, the graphical representations inFIG. 5 a-5 d show that, for all different NMOS types, with and without fluorine implantation profile, the same performance may be expected, if not an improved performance may be achieved. - With regard to
FIGS. 6 a-6 e, various illustrative embodiments of the present disclosure will be described with regard to methods of forming semiconductor device structures having reduced variations of the threshold voltage upon changes in the gate length as compared to conventional semiconductor devices. -
FIG. 6 a illustrates asemiconductor device structure 600 at an early stage of fabrication, wherein thesemiconductor device structure 600 comprises asilicon substrate 605 and a gatedielectric layer structure 610 formed over thesemiconductor substrate 605. Thesemiconductor substrate 605 may be a bulk substrate or may be implemented by a silicon-on-insulator (SOI) configuration. The gatedielectric layer structure 610 may be comprised of one or more dielectric material layers of materials such as a silicon oxide material, a silicon nitride material, high-k dielectric materials and combinations thereof. -
FIG. 6 b illustrates thesemiconductor device structure 600 ofFIG. 6 a at a more advanced stage during fabrication. Agate material layer 615, for example formed by polysilicon or another conventional gate material, is formed over the gatedielectric layer structure 610. In an illustrative example herein, the gate material layer 115 is deposited on the gatedielectric layer structure 610 by conventional procedures, such as low pressure chemical vapor deposition (LPCVD) and the like. Thegate material layer 615 has athickness 620 which may be selected with respect to settings of a fluorine implantation process to be performed at a later stage in order to prevent fluorine from being implanted directly into the gatedielectric layer structure 610 and thereby damaging the crystal structure of the gate dielectric layer structure. This is particularly relevant when high-k materials are present in the gate dielectric layer structure, such as in so called “gate-first” technologies. In certain preferred embodiments, therefore, thegate material layer 615 has aminimum thickness 620 of at least about 50 nm, preferably about 100 nm, and more preferably about 150 nm. The person skilled in the art will appreciate that the gatedielectric layer structure 605 may have a thickness in the range of about 1-50 nm. Of course, one skilled in the art would understand that thethicknesses polysilicon layer 615 in order to avoid any damages of the gatedielectric layer structure 610, if required. -
FIG. 6 c illustrates the partially completedsemiconductor device structure 600 while implanting fluorine dopants at least into thepolysilicon layer 615 during a fluorine implantation process 630. In illustrative examples herein, the dopants may be composed of fluorine or boron fluorides, such as boron difluoride BF2+, boron trifluoride or mixtures thereof. - In some special illustrative embodiments, the fluorine dopants may be implanted at a dose and energy such that no fluorine is directly implanted into the gate
dielectric layer structure 610. In accordance with illustrative examples herein, the fluorine dose may be of at least about 3×1015 atoms/cm2. In accordance with special illustrative examples herein, the fluorine implant dose may be in a range of about 3×1015 atoms/cm2 to about 5×1015 atoms/cm2. - In some special illustrative embodiments herein, acceleration energies may be chosen in between about 1-100 keV, depending on implant species and the like. In a special illustrative example herein, the acceleration energies may be chosen out of the range from about 1-50 keV. In a preferred example, the acceleration energies may be chosen out of the range from about 1-25 keV. In a more preferred example, the acceleration energies may be chosen out of the range from about 5-20 keV.
-
FIG. 6 d illustrates thesemiconductor device structure 600 at a more advanced stage during fabrication, wherein fluorine is at least implanted into the polysilicon layer 615 (seeFIG. 6 c) resulting in a fluorine implantedpolysilicon 645. Alternatively, fluorine may be as well implanted into the gate dielectric layer structure 610 (seeFIG. 6 c) to result in a fluorine implanted gatedielectric layer structure 635. The person skilled in the art appreciates that, in accordance with some illustrative embodiments,polysilicon 645 may be disposed over gate dielectric 610 (not illustrated). Alternatively,polysilicon 645 may be disposed over gatedielectric layer structure 635. - As illustrated, after having performed the fluorine implantation process 630 (
FIG. 6 c), apatterning process 650 may be applied to thesemiconductor device structure 600 as shown inFIG. 6 d in order to form a gate electrode structure (FIG. 6 e). The person skilled in the art will appreciate that thepatterning process 650 may, by way of example, comprise appropriate steps of depositing a masking layer, patterning the masking layer, performing appropriate etching steps through the masking layer, removing the masking layer, and the like. - As illustrated in
FIG. 6 e, additional conventional procedures can be performed to form other device components, including a doped well 680, source and drainregions 670, source anddrain extension regions 672 andsidewall spacer structures 660 covering sidewalls of a gate electrode layer stack comprised of a gatedielectric layer structure 637 and agate material 647. Thegate material 647 may correspond to the fluorine doped polysilicon material 645 (FIG. 6 d) having fluorine impurities 649 (for ease of illustration, only schematically depicted) therein. In a special illustrative embodiment herein, the gatedielectric layer structure 637 may havefluorine impurities 639 incorporated therein. However, this does not pose any limitation on the present disclosure and the person skilled in the art will appreciate that the gatedielectric layer structure 637 may alternatively not havefluorine impurities 639 incorporated therein (not illustrated). The person skilled in the art will appreciate that semiconductor device structures as illustrated inFIG. 6 e may have a gate length (indicated by double arrow 674) in the range of 100 nm or less, preferably in the range of 50 nm or less, more preferably in the range of 35 nm or less. - The present disclosure proposes an additional fluorine implantation starting from gate material layer formation, such as a poly deposition step, up to formation of source and drain (therefore after gate patterning) prior to a final annealing sequence which may be performed for activating dopants, such as source/drain and/or halo dopants, healing of crystal damages, etc. The person skilled in the art will appreciate that preferably no high thermal budget is applied during these process steps or sequences. For example, only relatively cold spacer formations with temperatures equal to or below 800° C., preferably 600° C., are applied before forming source and drain regions and preferably prior to the final anneal.
- The person skilled in the art will appreciate that a boron implantation process (not illustrated) may be performed prior to the implantation process 630 in
FIG. 6 c when NMOS device structures are considered. In illustrative embodiments herein, a boron profile may be formed within thesemiconductor substrate 605 prior to forming the gatedielectric layer structure 610. - In illustrative embodiments, a semiconductor device under fabrication, such as a semiconductor device comprising at least one
semiconductor device structure 600 as described with regard to theFIGS. 6 a-6 e, may comprise a low threshold voltage NMOS device and/or a super low threshold voltage NMOS device and/or a regular threshold voltage NMOS device and/or a high threshold voltage NMOS device. -
FIG. 7 schematically illustrates a fluorine profile in accordance with a special illustrative embodiment of the present disclosure. Particularly, agraph 710 represents a dependency of a fluorine concentration on a distance Y measured relative to an interface of a gatedielectric layer structure 720 to anunderlying semiconductor substrate 740. On the left of the gatedielectric layer structure 720, thegate material 730 is represented. Therefore, the concentration profile as illustrated inFIG. 7 corresponds to a profile of fluorine impurities taken along a section of a gate electrode of the present disclosure along its height direction (the height direction is defined as being oriented in parallel to a normal direction of a surface of a semiconductor substrate over which the gate material is disposed). As illustrated inFIG. 7 , a maximum of the fluorine concentration on the order of about 1021 atoms/cm3 is located at about 50 nm or less from the interface. Within the gatedielectric layer structure 720, the concentration of fluorine impurities may be on the order of about 1020 atoms/cm3 or less and higher than the order of about 1019 atoms/cm3. At the interface, a drop in the fluorine concentration, indicated by double-arrow 760, is present. - The person skilled in the art will appreciate that the fluorine concentration profile in the gate
dielectric layer structure 720 and at the interface suggests that fluorine precipitates into vacancy fluorine clusters as explained above. - The present disclosure provides, in various aspects, methods of forming a semiconductor device structure at advanced technology nodes and respective semiconductor device structures are provided at advanced technology nodes, i.e., smaller than 100 nm. In some illustrative embodiments, a fluorine implantation process for implanting fluorine at least into a polysilicon layer formed over a dielectric layer structure is performed prior to patterning the gate dielectric layer structure and the polysilicon layer for forming a gate structure and implanting source and drain regions at opposing sides of the gate structure.
- The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/911,857 US9263270B2 (en) | 2013-06-06 | 2013-06-06 | Method of forming a semiconductor device structure employing fluorine doping and according semiconductor device structure |
TW103106677A TWI524436B (en) | 2013-06-06 | 2014-02-27 | Method of forming a semiconductor device structure employing fluorine doping and according semiconductor device structure |
CN201410250079.3A CN104241110B (en) | 2013-06-06 | 2014-06-06 | Method of forming a semiconductor device structure employing fluoring doping and according semiconductor device structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/911,857 US9263270B2 (en) | 2013-06-06 | 2013-06-06 | Method of forming a semiconductor device structure employing fluorine doping and according semiconductor device structure |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140361385A1 true US20140361385A1 (en) | 2014-12-11 |
US9263270B2 US9263270B2 (en) | 2016-02-16 |
Family
ID=52004760
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/911,857 Active US9263270B2 (en) | 2013-06-06 | 2013-06-06 | Method of forming a semiconductor device structure employing fluorine doping and according semiconductor device structure |
Country Status (3)
Country | Link |
---|---|
US (1) | US9263270B2 (en) |
CN (1) | CN104241110B (en) |
TW (1) | TWI524436B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150123178A1 (en) * | 2013-11-07 | 2015-05-07 | Renesas Electronics Corporation | Solid-state image sensing device and method for manufacturing the same |
US9455321B1 (en) * | 2015-05-06 | 2016-09-27 | United Microelectronics Corp. | Method for fabricating semiconductor device |
US11462577B2 (en) * | 2019-12-05 | 2022-10-04 | Samsung Electronics Co., Ltd. | Image device and fabricating method thereof |
US11462625B2 (en) * | 2020-02-20 | 2022-10-04 | Asahi Kasel Microdevices Corporation | Semiconductor device having fluorine in the interface regions between the gate electrode and the channel |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014190069A1 (en) * | 2013-05-21 | 2014-11-27 | Massachusetts Institute Of Technology | Enhancement-mode transistors with increased threshold voltage |
US10522344B2 (en) | 2017-11-06 | 2019-12-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuits with doped gate dielectrics |
US11127838B2 (en) | 2019-11-05 | 2021-09-21 | United Microelectronics Corp. | Method of fabricating metal gate transistor |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6191463B1 (en) * | 1997-07-15 | 2001-02-20 | Kabushiki Kaisha Toshiba | Apparatus and method of improving an insulating film on a semiconductor device |
US6194259B1 (en) * | 1997-06-27 | 2001-02-27 | Advanced Micro Devices, Inc. | Forming retrograde channel profile and shallow LLDD/S-D extensions using nitrogen implants |
US6445030B1 (en) * | 2001-01-30 | 2002-09-03 | Advanced Micro Devices, Inc. | Flash memory erase speed by fluorine implant or fluorination |
US20040082156A1 (en) * | 1999-08-24 | 2004-04-29 | Agarwal Vishnu K. | Boron incorporated diffusion barrier material |
US20050106789A1 (en) * | 2002-03-26 | 2005-05-19 | Infineon Technologies Ag | Method for producing an SOI field effect transistor and corresponding field effect transistor |
US20070155099A1 (en) * | 2004-12-06 | 2007-07-05 | Asahi Glass Company , Limited | Nonvolatile semiconductor memory device having excellent charge retention and manufacturing process of the same |
US20070211541A1 (en) * | 2004-08-02 | 2007-09-13 | Dongbu Electronics Co.,Ltd. | Non-volatile memory device and method for programming/erasing the same |
US20080067636A1 (en) * | 2006-09-14 | 2008-03-20 | Tatsuo Shimizu | Insulating film and semiconductor device using this film |
US20080150006A1 (en) * | 2006-12-20 | 2008-06-26 | Spansion Llc | Using implanted poly-1 to improve charging protection in dual-poly process |
US20100038729A1 (en) * | 2008-08-13 | 2010-02-18 | Renesas Technology Corp. | Method of manufacturing semiconductor device and semiconductor device |
US20100096705A1 (en) * | 2008-10-17 | 2010-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Implantation method for reducing threshold voltage for high-k metal gate device |
US20110147838A1 (en) * | 2009-12-17 | 2011-06-23 | Infineon Technologies Ag | Tunnel Field Effect Transistors |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4748131A (en) | 1987-02-06 | 1988-05-31 | The Aerospace Corporation | Method for increasing radiation hardness of MOS gate oxides |
US5726087A (en) | 1992-04-30 | 1998-03-10 | Motorola, Inc. | Method of formation of semiconductor gate dielectric |
US5712208A (en) | 1994-06-09 | 1998-01-27 | Motorola, Inc. | Methods of formation of semiconductor composite gate dielectric having multiple incorporated atomic dopants |
US5683946A (en) | 1995-12-01 | 1997-11-04 | National Science Counsil | Method for manufacturing fluorinated gate oxide layer |
US5605848A (en) | 1995-12-27 | 1997-02-25 | Chartered Semiconductor Manufacturing Pte Ltd. | Dual ion implantation process for gate oxide improvement |
US5767558A (en) | 1996-05-10 | 1998-06-16 | Integrated Device Technology, Inc. | Structures for preventing gate oxide degradation |
US5885861A (en) | 1997-05-30 | 1999-03-23 | Advanced Micro Devices, Inc. | Reduction of dopant diffusion by the co-implantation of impurities into the transistor gate conductor |
AU1933199A (en) | 1997-12-18 | 1999-07-05 | Micron Technology, Inc. | Semiconductor processing method and field effect transistor |
US7105411B1 (en) | 1997-12-18 | 2006-09-12 | Micron Technology, Inc. | Methods of forming a transistor gate |
US6093607A (en) | 1998-01-09 | 2000-07-25 | Taiwan Semiconductor Manufacturing Company | Method of forming sharp beak of poly by oxygen/fluorine implant to improve erase speed for split-gate flash |
US6093659A (en) * | 1998-03-25 | 2000-07-25 | Texas Instruments Incorporated | Selective area halogen doping to achieve dual gate oxide thickness on a wafer |
US6432786B2 (en) | 2000-08-10 | 2002-08-13 | National Science Council | Method of forming a gate oxide layer with an improved ability to resist the process damage |
US6596570B2 (en) | 2001-06-06 | 2003-07-22 | International Business Machines Corporation | SOI device with reduced junction capacitance |
US6713360B2 (en) | 2001-12-28 | 2004-03-30 | Texas Instruments Incorporated | System for reducing segregation and diffusion of halo implants into highly doped regions |
US6825133B2 (en) | 2003-01-22 | 2004-11-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Use of fluorine implantation to form a charge balanced nitrided gate dielectric layer |
US6541321B1 (en) | 2002-05-14 | 2003-04-01 | Advanced Micro Devices, Inc. | Method of making transistors with gate insulation layers of differing thickness |
US20040102013A1 (en) | 2002-11-27 | 2004-05-27 | Jack Hwang | Codoping of source drains using carbon or fluorine ion implants to improve polysilicon depletion |
US6720213B1 (en) | 2003-01-15 | 2004-04-13 | International Business Machines Corporation | Low-K gate spacers by fluorine implantation |
US7018880B2 (en) | 2003-12-22 | 2006-03-28 | Texas Instruments Incorporated | Method for manufacturing a MOS transistor having reduced 1/f noise |
US20050202659A1 (en) | 2004-03-12 | 2005-09-15 | Infineon Technologies North America Corp. | Ion implantation of high-k materials in semiconductor devices |
JP4919586B2 (en) | 2004-06-14 | 2012-04-18 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
US7084024B2 (en) | 2004-09-29 | 2006-08-01 | International Business Machines Corporation | Gate electrode forming methods using conductive hard mask |
US7514310B2 (en) | 2004-12-01 | 2009-04-07 | Samsung Electronics Co., Ltd. | Dual work function metal gate structure and related method of manufacture |
US7371648B2 (en) | 2006-09-01 | 2008-05-13 | Texas Instruments Incorporated | Method for manufacturing a transistor device having an improved breakdown voltage and a method for manufacturing an integrated circuit using the same |
KR100809338B1 (en) | 2006-09-21 | 2008-03-05 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same |
US20080157215A1 (en) | 2006-12-28 | 2008-07-03 | Toshiba America Electronic Components, Inc. | Inter-Diffusion Barrier Structures for Dopants in Gate Electrodes, and Method for Manufacturing |
US8076228B2 (en) | 2007-01-29 | 2011-12-13 | Infineon Technologies Ag | Low noise transistor and method of making same |
US20090090975A1 (en) | 2007-10-09 | 2009-04-09 | Chartered Semiconductor Manufacturing Ltd. | Integrated circuit system employing fluorine doping |
DE102008007003B4 (en) | 2008-01-31 | 2015-03-19 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | A method of selectively generating strain in a transistor by a stress memory technique without adding further lithography steps |
JP5235486B2 (en) | 2008-05-07 | 2013-07-10 | パナソニック株式会社 | Semiconductor device |
US7867839B2 (en) | 2008-07-21 | 2011-01-11 | International Business Machines Corporation | Method to reduce threshold voltage (Vt) in silicon germanium (SiGe), high-k dielectric-metal gate, p-type metal oxide semiconductor field effect transistors |
US8193586B2 (en) * | 2008-08-25 | 2012-06-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sealing structure for high-K metal gate |
US8232605B2 (en) * | 2008-12-17 | 2012-07-31 | United Microelectronics Corp. | Method for gate leakage reduction and Vt shift control and complementary metal-oxide-semiconductor device |
DE102009047304B4 (en) | 2009-11-30 | 2012-04-26 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Performance enhancement in PFET transistors with a high-k metal gate stack by improving dopant confinement |
DE102010028462B4 (en) | 2010-04-30 | 2015-06-11 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Strain memory technique with lower edge zoning capacity based on silicon nitride in MOS semiconductor devices |
CN102376551B (en) | 2010-08-19 | 2015-12-16 | 中国科学院微电子研究所 | The manufacture method of semiconductor device structure and structure thereof |
US8828834B2 (en) | 2012-06-12 | 2014-09-09 | Globalfoundries Inc. | Methods of tailoring work function of semiconductor devices with high-k/metal layer gate structures by performing a fluorine implant process |
US20140256097A1 (en) | 2013-03-05 | 2014-09-11 | Globalfoundries Inc. | Methods for forming integrated circuit systems employing fluorine doping |
-
2013
- 2013-06-06 US US13/911,857 patent/US9263270B2/en active Active
-
2014
- 2014-02-27 TW TW103106677A patent/TWI524436B/en not_active IP Right Cessation
- 2014-06-06 CN CN201410250079.3A patent/CN104241110B/en not_active Expired - Fee Related
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6194259B1 (en) * | 1997-06-27 | 2001-02-27 | Advanced Micro Devices, Inc. | Forming retrograde channel profile and shallow LLDD/S-D extensions using nitrogen implants |
US6191463B1 (en) * | 1997-07-15 | 2001-02-20 | Kabushiki Kaisha Toshiba | Apparatus and method of improving an insulating film on a semiconductor device |
US20040082156A1 (en) * | 1999-08-24 | 2004-04-29 | Agarwal Vishnu K. | Boron incorporated diffusion barrier material |
US6445030B1 (en) * | 2001-01-30 | 2002-09-03 | Advanced Micro Devices, Inc. | Flash memory erase speed by fluorine implant or fluorination |
US20050106789A1 (en) * | 2002-03-26 | 2005-05-19 | Infineon Technologies Ag | Method for producing an SOI field effect transistor and corresponding field effect transistor |
US20070211541A1 (en) * | 2004-08-02 | 2007-09-13 | Dongbu Electronics Co.,Ltd. | Non-volatile memory device and method for programming/erasing the same |
US20070155099A1 (en) * | 2004-12-06 | 2007-07-05 | Asahi Glass Company , Limited | Nonvolatile semiconductor memory device having excellent charge retention and manufacturing process of the same |
US20080067636A1 (en) * | 2006-09-14 | 2008-03-20 | Tatsuo Shimizu | Insulating film and semiconductor device using this film |
US20080150006A1 (en) * | 2006-12-20 | 2008-06-26 | Spansion Llc | Using implanted poly-1 to improve charging protection in dual-poly process |
US20100038729A1 (en) * | 2008-08-13 | 2010-02-18 | Renesas Technology Corp. | Method of manufacturing semiconductor device and semiconductor device |
US20100096705A1 (en) * | 2008-10-17 | 2010-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Implantation method for reducing threshold voltage for high-k metal gate device |
US20110147838A1 (en) * | 2009-12-17 | 2011-06-23 | Infineon Technologies Ag | Tunnel Field Effect Transistors |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150123178A1 (en) * | 2013-11-07 | 2015-05-07 | Renesas Electronics Corporation | Solid-state image sensing device and method for manufacturing the same |
US9379150B2 (en) * | 2013-11-07 | 2016-06-28 | Renesas Electronics Corporation | Solid-state image sensing device and method for manufacturing the same |
US9455321B1 (en) * | 2015-05-06 | 2016-09-27 | United Microelectronics Corp. | Method for fabricating semiconductor device |
US11462577B2 (en) * | 2019-12-05 | 2022-10-04 | Samsung Electronics Co., Ltd. | Image device and fabricating method thereof |
US11462625B2 (en) * | 2020-02-20 | 2022-10-04 | Asahi Kasel Microdevices Corporation | Semiconductor device having fluorine in the interface regions between the gate electrode and the channel |
Also Published As
Publication number | Publication date |
---|---|
CN104241110B (en) | 2017-04-12 |
TWI524436B (en) | 2016-03-01 |
CN104241110A (en) | 2014-12-24 |
TW201448052A (en) | 2014-12-16 |
US9263270B2 (en) | 2016-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9263270B2 (en) | Method of forming a semiconductor device structure employing fluorine doping and according semiconductor device structure | |
US9768074B2 (en) | Transistor structure and fabrication methods with an epitaxial layer over multiple halo implants | |
US8853042B2 (en) | Carbon and nitrogen doping for selected PMOS transistors on an integrated circuit | |
US9412859B2 (en) | Contact geometry having a gate silicon length decoupled from a transistor length | |
US20180204944A1 (en) | Semiconductor device structure | |
US20130334608A1 (en) | Semiconductor device | |
US9396950B2 (en) | Low thermal budget schemes in semiconductor device fabrication | |
US20140264626A1 (en) | Method for forming a gate electrode of a semiconductor device, gate electrode structure for a semiconductor device and according semiconductor device structure | |
US20160005734A1 (en) | Integrated circuit product comprised of multiple p-type semiconductor devices with different threshold voltages | |
US8232151B2 (en) | Structure and method for manufacturing asymmetric devices | |
US8962414B1 (en) | Reduced spacer thickness in semiconductor device fabrication | |
US20160211346A1 (en) | Epitaxial Channel Transistors and Die With Diffusion Doped Channels | |
US20140256097A1 (en) | Methods for forming integrated circuit systems employing fluorine doping | |
US20130105900A1 (en) | Methods of Forming PFET Devices With Different Structures and Performance Characteristics | |
US9455140B2 (en) | Methods of forming doped epitaxial SiGe material on semiconductor devices | |
US8735241B1 (en) | Semiconductor device structure and methods for forming a CMOS integrated circuit structure | |
US20060244069A1 (en) | Semiconductor device having a gate dielectric of different blocking characteristics | |
US20140353733A1 (en) | Protection of the gate stack encapsulation | |
US20150214116A1 (en) | Low leakage pmos transistor | |
JP2004266019A (en) | Semiconductor device and its manufacturing method | |
US8877582B2 (en) | Methods of inducing a desired stress in the channel region of a transistor by performing ion implantation/anneal processes on the gate electrode | |
US9761689B2 (en) | Method of forming a semiconductor device and according semiconductor device | |
US8906770B2 (en) | Semiconductor structure that reduces the effects of gate cross diffusion and method of forming the structure | |
Aquilino et al. | Development of a Deep-Submicron CMOS Process for Fabrication of High Performance 0.25 μm Transistors | |
Wong et al. | Process Simulation and Experimental Study of Stress Memorization in Strained Silicon nMOSFETs |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZAKA, ALBAN;YAN, RAN;SASSIAT, NICOLAS;AND OTHERS;SIGNING DATES FROM 20130521 TO 20130524;REEL/FRAME:030562/0152 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |