US20150028349A1 - Method to induce strain in 3-d microfabricated structures - Google Patents
Method to induce strain in 3-d microfabricated structures Download PDFInfo
- Publication number
- US20150028349A1 US20150028349A1 US13/953,551 US201313953551A US2015028349A1 US 20150028349 A1 US20150028349 A1 US 20150028349A1 US 201313953551 A US201313953551 A US 201313953551A US 2015028349 A1 US2015028349 A1 US 2015028349A1
- Authority
- US
- United States
- Prior art keywords
- fin
- strain
- semiconductor layer
- approximately
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 49
- 239000000758 substrate Substances 0.000 claims abstract description 42
- 230000001939 inductive effect Effects 0.000 claims description 73
- 239000004065 semiconductor Substances 0.000 claims description 53
- 239000000463 material Substances 0.000 claims description 40
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 32
- 238000005530 etching Methods 0.000 claims description 11
- 230000008569 process Effects 0.000 claims description 11
- 238000000059 patterning Methods 0.000 claims description 10
- 238000005520 cutting process Methods 0.000 claims description 6
- 238000012546 transfer Methods 0.000 claims description 4
- 238000013461 design Methods 0.000 abstract description 6
- 230000001965 increasing effect Effects 0.000 abstract description 5
- 230000007547 defect Effects 0.000 description 15
- 239000012212 insulator Substances 0.000 description 12
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 9
- 239000010703 silicon Substances 0.000 description 9
- 238000004088 simulation Methods 0.000 description 8
- 230000037230 mobility Effects 0.000 description 6
- 125000006850 spacer group Chemical group 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 4
- 230000002349 favourable effect Effects 0.000 description 4
- 230000005669 field effect Effects 0.000 description 4
- 230000000873 masking effect Effects 0.000 description 4
- 238000000137 annealing Methods 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 230000002829 reductive effect Effects 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 230000004075 alteration Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 238000005289 physical deposition Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000005234 chemical deposition Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000006880 cross-coupling reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/15—Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
- H01L29/151—Compositional structures
- H01L29/152—Compositional structures with quantum effects only in vertical direction, i.e. layered structures with quantum effects solely resulting from vertical potential variation
- H01L29/155—Comprising only semiconductor materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
Definitions
- the technology relates to methods to induce strain in three-dimensional microfabricated structures.
- a type of strain compressive or tensile
- amount of strain can be selectively induced in finFET channel structures.
- Transistors are fundamental device elements of modern digital processors and memory devices, and have found numerous applications in various areas of electronics, including power electronics.
- transistor designs or types that may be used for different applications.
- transistor types include, for example, bipolar junction transistors (BJT), junction field-effect transistors (JFET), metal-oxide-semiconductor field-effect transistors (MOSFET), vertical channel or trench field-effect transistors, and superjunction or multi-drain transistors.
- BJT bipolar junction transistors
- JFET junction field-effect transistors
- MOSFET metal-oxide-semiconductor field-effect transistors
- vertical channel or trench field-effect transistors vertical channel or trench field-effect transistors
- superjunction or multi-drain transistors One type of transistor that has emerged within the MOSFET family of transistors.
- finFET fin field-effect transistor
- a finFET 100 is depicted in the perspective view of FIG. 1A .
- a finFET may be fabricated on a bulk semiconductor substrate 110 , e.g., a silicon substrate, and comprise a fin-like structure 115 that runs in a length direction along a surface of the substrate and extends in a height direction normal to the substrate surface.
- the fin 115 may have a narrow width, e.g., less than 250 nanometers.
- a gate structure comprising a conductive gate material 130 (e.g., polysilicon) and gate insulator 135 (e.g., an oxide) may be formed over a region of the fin. Upper portions of the fin may be doped on either side of the gate structure to form a source region 120 and drain region 140 adjacent to the gate.
- a conductive gate material 130 e.g., polysilicon
- gate insulator 135 e.g., an oxide
- FinFETs have favorable electrostatic properties for complimentary MOS scaling to smaller sizes. Because the fin is a three-dimensional structure, the transistor's channel can be formed on three surfaces of the fin, so that the finFET can exhibit a high current switching capability for a given surface area occupied on substrate. Since the channel and device can be raised from the substrate surface, there can be reduced electric field coupling between adjacent devices as compared to conventional planer MOSFETs.
- a first strain-inducing layer comprising a first material may be deposited on a substrate in a strained state.
- the strain-inducing layer may comprise SiGe deposited on a Si substrate, in some embodiments.
- a second layer of material e.g., Si
- a feature e.g., a fin of a finFET
- the adjacent second layer may be in direct physical contact with the strain-inducing layer in some embodiments, or may be separated from the strain-inducing layer by a thin layer of material in some embodiments.
- the strain-inducing layer may be cut or etched in the vicinity of the patterned feature to relieve strain in the strain-inducing layer, and to impart strain to the adjacent second layer and its patterned feature.
- the strain-inducing layer may be thin (e.g., between approximately 10 nm and 60 nm in some embodiments) such that strain in the layer is relieved by elastic relaxation rather than plastic relaxation, so that defects are not generated at unacceptable levels.
- a method for making a strained three-dimensional feature on a substrate comprises forming a first semiconductor layer in a strained state at a surface of a substrate, and forming a second semiconductor layer adjacent the first semiconductor layer.
- the method may further include patterning the three-dimensional feature in at least the second semiconductor layer, and cutting the first semiconductor layer in the vicinity of the patterned three-dimensional feature to relieve strain in the first semiconductor layer and induce strain in the patterned three-dimensional feature.
- the cutting may comprise etching the first semiconductor layer, and the patterned feature may be a fin of a finFET.
- a strained-channel finFET structure formed on a substrate using methods described herein comprises a strain-inducing feature adjacent to a fin of the finFET structure, wherein the strain-inducing feature is formed from a first semiconductor material having a first strain.
- the strained-channel finFET may further comprise the fin formed from a second semiconductor material that is strained by the strain-inducing feature.
- the strain-inducing feature is in the shape of the fin, and abuts the fin.
- FIG. 1A is a perspective view of a finFET formed on a bulk substrate
- FIG. 1B is a perspective view of a strained-channel finFET, according to some embodiments.
- FIGS. 2A-2H depict process steps that may be used to form strained fin structures, e.g., via a sidewall image transfer process, according to some embodiments;
- FIG. 3 is a perspective view of a strained fin structure, according to some embodiments.
- FIG. 4A shows plots of longitudinal stress computed along the length of a strained fin structure, starting from the fin's center, for eight fin lengths, wherein the strain-inducing layer has a thickness of 40 nm, and the fin layer has a thickness of 20 nm;
- FIGS. 4B-4C show plots of longitudinal stress computed along the height of a strained fin structure, at its center, for the eight fin lengths and conditions of FIG. 4A ;
- FIG. 4D shows plots of longitudinal stress computed along the length of a strained fin structure, starting from the fin's center, for nine fin lengths wherein the strain-inducing layer has a thickness of 40 nm, and the fin layer has a thickness of 30 nm; and
- FIGS. 4E-4F show plots of longitudinal stress computed along the height of a strained fin structure, at its center, for the nine fin lengths and conditions of FIG. 4D .
- finFETs exhibit favorable current-to-size switching capabilities for integrated circuits, and finFETs like those shown in FIG. 1A have been fabricated in high density on bulk silicon (Si) substrates. FinFETs also exhibit favorable electrostatic properties for scaling to high-density, low-power, integrated circuits. Because the fin and channel are raised from the substrate, the devices can exhibit reduced cross-coupling between proximal devices.
- SiGe can exhibit higher mobilities for electrons and holes, higher device speed, and lower junction leakage than bulk Si.
- some devices may be fabricated from SiGe that is epitaxially grown on a silicon substrate.
- conventional epitaxial growth of SiGe for forming integrated devices has some attributes that may not be favorable for certain applications. For example, because of a lattice constant mismatch between SiGe and Si, strain is induced in the SiGe as it is epitaxially grown. In some cases, the strain causes dislocations or defects in the SiGe during its growth, which can adversely affect device performance to unacceptable levels.
- a thick epitaxial layer of SiGe may be grown so that the strain is relieved over an appreciable distance.
- SiGe epitaxial layers 1-10 microns thick may be necessary, and plastic relaxation may occur in the material causing defects.
- Such an approach may require long and complex epitaxy steps (e.g., it may be necessary to vary dopant concentration during the epitaxial growth), and may further require a thermal annealing step and chemical-mechanical polishing step to planarize a surface of the SiGe after its growth.
- the annealing may reduce some defects generated during epitaxial growth of SiGe, but typically the defects may not be reduced below 10 5 defects/cm 2 , a level not suitable for many industrial applications.
- Straining of silicon can be used to improve some of its electrical properties. For example compressive straining of silicon can improve the hole mobility within silicon. Tensile straining of Si can improve electron mobility.
- compressive straining of silicon can improve the hole mobility within silicon.
- Tensile straining of Si can improve electron mobility.
- inducing strain in silicon can be used to fabricate integrated electronic devices with performance that is competitive with SiGe devices. For smaller devices, e.g., sub-20-nm channel-width FETs such as finFETs, the avoidance of thick (>1 micron) SiGe epitaxial layers and increased device performance from strain may be important factors in the manufacturability of the strained devices.
- inducing strain in an integrated, three-dimensional device described below are methods for making strained-Si-channel finFET devices.
- a strained-channel finFET 102 may appear as depicted in FIG. 1B .
- the structure may be similar to that shown in FIG. 1A except that a portion of the fin structure 115 includes a strain-inducing layer 220 .
- the strain inducing layer may comprise a material or alloy different than the material or alloy of the device layer 210 where the device's active region is located.
- the device layer 210 may be formed from bulk and/or epitaxial silicon.
- the strain inducing layer 220 may be formed from SiGe in some embodiments (e.g., to induce tensile stress in the fin and improve electron mobility in the device 102 ), or SiC in other embodiments (e.g., to induce compressive stress in the fin and improve hole mobility in the device.
- SiGe silicon germanium
- SiC silicon carbide
- other materials exhibiting a lattice mismatch with the substrate and device layer may be used instead of SiGe or SiC, and different material systems may be used in other implementations.
- FIGS. 2A-2G depict process steps that may be used to fabricate strained-channel finFET devices beginning with a bulk semiconductor substrate.
- the active regions of the fins 115 may be formed from epitaxially-grown semiconductor of high quality (e.g., epitaxial Si in the example).
- the fins may be epitaxially grown on a thin strain-inducing layer 220 of a second material type, which may be epitaxially grown on a substrate 110 .
- the strain-inducing layer 220 because of a lattice mismatch with the substrate, will epitaxially grow in a strained state.
- the strain-inducing layer can locally and elastically relax to relieve its strain.
- This elastic relaxation can impart strain to the adjacent fin. Additionally, since the formation of the strain-inducing layer and relaxation of that layer can be purely elastic, there may be no appreciable defects generated in the strain-inducing layer and/or the device layer, as would be generated from thicker, plastic SiGe layers that may suffer from plastic deformation and relaxation, for example. Further details regarding device fabrication are described below.
- a process for forming a strained-channel finFET may begin with a substrate 110 of a first semiconductor material upon which an insulator 105 may be formed, as depicted in FIG. 2A .
- the insulator may be a pad oxide in some embodiments, and may be formed by a thermal oxidation process or a physical or chemical deposition process.
- the substrate may be a semiconducting substrate (e.g., a bulk Si substrate), though other semiconducting materials may be used in other embodiments.
- the insulator may comprise SiO 2 or Si 3 N 4 , though any suitable insulator may be used.
- the thickness of the insulator may be any value between approximately 5 nanometers (nm) and approximately 2 microns ( ⁇ m).
- the terms “approximately” and “about” may be used to mean within ⁇ 20% of a target dimension in some embodiments, within ⁇ 10% of a target dimension in some embodiments, within ⁇ 5% of a target dimension in some embodiments, and yet within ⁇ 2% of a target dimension in some embodiments.
- the terms “approximately” and “about” may include the target dimension.
- the insulator 105 may be removed from the substrate surface (e.g., by a photolithography and etching process) to open wells in the insulator. In some embodiments, the insulator 105 may be removed from the entire surface of the substrate 110 . In other embodiments, instead of depositing an insulator 105 and opening wells, a pad or field oxide may be formed around regions that include finFET transistors.
- a second semiconductor material e.g., SiGe or SiC
- a device layer 210 of the first semiconductor material may be epitaxially grown over the second semiconductor material.
- the crystalline quality at the device layer 210 is high. For example, it may have a defect density less than 10 5 defects/cm 2 in some embodiments, less than 10 4 defects/cm 2 in some embodiments, less than 10 3 defects/cm 2 in some embodiments, and yet less than less than 10 2 defects/cm 2 in some embodiments.
- the device layer 210 forms a layer in which fins for strained-channel finFETs may be formed.
- the semiconductor material of the device layer 210 may be different than the semiconductor material of the substrate.
- the thickness of the device layer 210 may be between 5 nm and 100 nm in some embodiments, between 10 nm and 60 nm in some embodiments, and in some embodiments may between about 15 nm and 30 nm.
- the thickness of the strain-inducing layer 220 may be between 5 nm and 100 nm in some embodiments, between 10 nm and 60 nm in some embodiments, and in some embodiments may be between 30 nm and 50 nm.
- the fins may be patterned by a sidewall image transfer (SIT) process that is depicted by steps illustrated in FIGS. 2C-2F .
- SIT sidewall image transfer
- additional layers may be deposited over the epitaxial layers, as depicted in FIG. 2C .
- a hard mask layer 230 may be deposited over the device layer 210 .
- the hard mask layer may comprise silicon nitride (e.g., Si 3 N 4 ) in some embodiments, though any suitable hard mask material may be used that exhibits etch selectivity over the underlying semiconductor materials.
- the thickness of the hard mask material may be between 10 nm and 100 nm in some embodiments, between 20 nm and 50 nm in some embodiments, and in some embodiments may be about 40 nm.
- the insulating layer may comprise undoped silicate glass (USG), and its thickness may be between 10 nm and 100 nm in some embodiments, between 20 nm and 50 nm in some embodiments, and in some embodiments may be about 30 nm.
- the insulating layer 240 may be applied by any suitable means, e.g., via physical deposition, a plasma deposition process, or a spin-on and anneal process.
- a patterning layer 250 may be deposited over the insulating layer 240 .
- the patterning layer 250 may comprise amorphous silicon that is deposited by a plasma deposition process, though any suitable material may be used.
- the patterning layer 250 may be between 10 nm and 100 nm in some embodiments, between 20 nm and 50 nm in some embodiments, and in some embodiments may be about 40 nm.
- bar-like structures 252 may be patterned in the patterning layer 250 using any suitable method, e.g., photolithography and etching.
- the photolithography may require forming a photoresist layer over the patterning layer 250 , exposing and developing the photoresist, and etching the patterning layer.
- the bar-like structures may be patterned using a mandrel lithography process.
- the bar-like structures may be patterned using interferometric lithography techniques.
- the bar-like structures 252 may be patterned to extend for a length L (into the page) that is a desired length for a fin of a finFET transistor.
- the width W and spacing S of the bar-like structures may be chosen to provide desired spacings between multiple fins of a finFET device or between multiple finFET devices.
- a blanket masking layer (not shown) may be deposited over the bar-like structures 252 and insulating layer 240 .
- the blanket masking layer may comprise silicon nitride that is deposited by a plasma deposition process.
- the thickness of the masking layer may be between 50 nm and 100 nm in some embodiments, between 5 nm and 50 nm in some embodiments, and in some embodiments may be between about 5 nm and about 20 nm.
- the blanket masking layer may be etched away to form spacer structures 232 , as depicted in FIG. 2D . A series of etching steps may then be used to pattern fins in the first semiconductor layer 210 , where the spacer structures 232 define the pattern of the fins.
- a first selective, anisotropic etch may be performed to remove the bar-like structures 252 .
- the same etch recipe, or a different etch recipe may be used to remove most of the insulating layer 240 , thereby transferring the pattern of the spacer structures 232 to the insulating layer.
- the resulting structure may appear as depicted in FIG. 2E .
- a second selective, anisotropic etch may be performed to remove portions of the hard mask layer 230 , thereby transferring the pattern from the insulating layer to the hard mask layer 230 .
- the hard mask layer 230 and spacer structures 232 are formed of the same material, most or all of the spacer structures may be removed during the etch, and the patterned insulator serves as an etch mask for the hard mask layer 230 . Additional selective, anisotropic etches may be performed to transfer the pattern from the hard mask layer to the underlying device layer 210 and strain-inducing layer 220 . The resulting structure may be as depicted in FIG. 2F .
- the additional etching may proceed into the substrate 110 between 5 nm and 50 nm. In some implementations, the additional etching may stop at approximately the surface of the substrate 110 .
- the upper insulating material 240 may be removed from the substrate (e.g., using a wet or dry etch) leaving exposed hard mask features 234 , as depicted in FIG. 2G .
- the hard mask features 234 may then be removed, e.g., by a wet or dry etch, yielding a structure as depicted in FIG. 2H .
- the strain-inducing layer 220 forms in a strained state during its epitaxial growth due to a lattice mismatch between the material used for the strain-inducing layer and the substrate.
- a SiGe strain-inducing layer will form with compressive strain when grown on a bulk Si substrate.
- the amount of strain in the SiGe layer can be controlled to some extent by controlling the Si:Ge ratio.
- the combination of etching the fin structures 115 through the strain-inducing layer and removing the hard mask feature 234 allows the strain-inducing material to relax locally at each fin and relieve some of its strain.
- the strain-inducing layer imparts strain (tensile in this case) to the adjacent fin formed in the device layer 210 where the channel of a finFET will be formed. Because of the narrow and long fin structures, the resulting strain in the device fins will be substantially uniaxial, longitudinal strain along the length of the fin. According to some embodiments, relaxation of the strain-inducing layer may be purely elastic, such that no appreciable defects are generated.
- FIG. 3 shows a perspective view of a fin structure in which longitudinal stress was numerically analyzed.
- the longitudinal stress S yy was computed along a length L of the fin from its center, and along a height H at the fin center.
- an active region or channel of a finFET would be located at the center of the fin structure in the upper device layer 210 .
- Two sets of simulations were run. In both sets, the thickness or height of the strain-inducing layer 220 was selected to be 40 nm, and the concentration of Ge in the SiGe strain-inducing layer was about 25%. In the first set of simulations, the thickness of the device layer and active fin was selected to be 20 nm.
- the thickness of the active fin was selected to be 30 nm.
- Eight fin lengths were trialed in the first set of simulations: 80 nm, 120 nm, 140 nm, 160 nm, 180 nm, 200 nm, 220 nm, and 240 nm.
- Nine fin lengths were trialed in the second set of simulations: 100 nm, 120 nm, 160 nm, 180 nm, 200 nm, 220 nm, 240 nm, 260 nm, and 300 nm. Results from the simulations are shown in FIGS. 4A-4F .
- the results show a tensile stress at the fin center that falls to zero. The stress reverses to compressive stress, and then falls to zero again within about 20 nm from the end of the fins.
- the maximal stress was found to be about (600 ⁇ 50) MPa for fin lengths between about 120 nm and about 220 nm.
- FIG. 4B shows the stress variations with height from 10 nm into the substrate 110 , through the strain-inducing layer 220 , and through the device layer 210 . This plot indicates that compressive stress in the strain-inducing (SiGe) layer induces tensile stress in the adjacent materials.
- FIG. 4C is a replot of the longitudinal stress in the active fin portion of FIG.
- the results of FIG. 4C indicate that the longitudinal stress is substantially uniform along the active fin height for a range of fin length values.
- the range of length values for uniformity of stress as a function of height substantially coincides with a range of fin length values where the induced longitudinal stress is maximized at the center of the fin.
- the observed uniformity of stress values as a function of height substantially coincides with a range of fin length values where the induced longitudinal stress is improved at the center of the fin.
- Such results are beneficial for a finFET where the gate may extend from the bottom of the fin to its top.
- FIGS. 4A-4C suggest that for the selected parameters, a fin length in a range of about 160 nm to about 180 nm provides increased stress in the finFET's channel region and high uniformity of stress as a function of height in the channel region.
- FIGS. 4D-4F show results for the second set of simulations in which the active fin height was set at 30 nm. This second set of results suggest that for the selected parameters, a fin length in a range of about 180 nm to about 220 nm provides increased stress in the finFET's channel region and high uniformity of stress as a function of height in the channel region.
- a dimensionless design parameter R sc can be defined for strained-channel finFETs fabricated according to embodiments described above:
- a design parameter R sc for strained-channel finFETs may be within a range given approximately by 2.55 ⁇ R sc ⁇ 3.12. According to some embodiments, a design parameter R sc for strained-channel finFETs may be within a range given approximately by 2.65 ⁇ R sc ⁇ 3.03.
- the results shown in FIGS. 4A-4F were obtained from samples with uniform doping (25% Ge) in the strain-inducing layer 220 of 40 nm thickness.
- a gradient in Ge (or C) content may be used to increase the thickness of the strain-inducing layer without creating an unacceptable defect density.
- the gradient in Ge (or C) may be in the direction of epitaxial growth, e.g., in a direction perpendicular to an interfacial surface between the strain-inducing layer 220 and the strained or device layer 210 .
- the Ge (or C) content may be between about 10% and about 25% within the strain-inducing layer.
- the Ge (or C) content may be between about 25% and about 40% within the strain-inducing layer.
- the fins shown in the drawings may be spaced laterally from each other on one or more regular spacing intervals. For example, there may be a uniform lateral spacing d 1 between all fins. Alternatively, there may be two uniform lateral spacings d 1 , d 2 alternating between successive fins.
- the fins may have a width between approximately 5 nm and approximately 30 nm.
- the fins may be spaced apart between approximately 10 nm and approximately 50 nm, in some embodiments.
- a gate structure, like that shown in FIG. 1B may be formed over one or more strained fins to form a finFET. For example, there may be a common gate shared by multiple strained fins.
- a finFET device fabricated according to the present teachings may be formed in an integrated circuit in large numbers and/or at high densities.
- the circuits may be used for various low-power applications, including but not limited to, circuits for operating smart phones, computers, tablets, PDA's, video displays, and other consumer electronics.
- a plurality of finFETs fabricated in accordance with the disclosed embodiments may be incorporated in processor or control circuitry used to operate one of the aforementioned devices.
- SiGe strain-inducing layer that imparts tensile stress to a fin of a finFET device. Accordingly, for a Si finFET, the use of SiGe for the strain-inducing layer may improve the electron mobility for n-channel finFETs. For p-channel finFETs, SiC may be used as the strain-inducing layer. SiC can impart compressive stress to a fin. In alternative embodiments for which an active fin and channel may be formed in SiGe, the materials may be reversed. For example, Si may be epitaxially grown on a SiGe substrate or base layer to form a strain-inducing layer of Si. The device layer may then be SiGe.
- the cutting of the strain-inducing layer need not be at the same time and/or of the same shape as the patterning of the adjacent device layer.
- a device may be patterned in the device layer 210 in a first step.
- the strain-inducing layer 220 may be etched in the vicinity of the device fin, so as to cut the strain-inducing layer and induce strain in the device fin.
- the etched pattern in the strain-inducing layer may be different from the pattern used to etch the device fin.
- a strain-inducing layer may be used to impart stress to any three-dimensional structure patterned into a device layer that has been formed adjacent the strain-inducing layer. For example, a three-dimensional device or structure may be patterned in the device layer, and the strain-inducing layer may be cut (e.g., etched) in the vicinity of the patterned device or structure to relieve strain in the strain-inducing layer and impart strain to the adjacent patterned feature.
- the strain-inducing layer and/or adjacent device layer may comprise a material other than semiconductor material, e.g., crystalline insulator, an oxide, a ceramic, etc.
- the strain-inducing layer and/or device layer may be formed by methods other than epitaxial growth, e.g., plasma deposition, plasma deposition and annealing, sputtering, etc.
- a thin insulating layer may be formed between the strain-inducing layer and the device layer where the fin is formed.
- at least a portion of the strain-inducing layer may comprise an active region or portion of the formed device.
- the technology described herein may be embodied as a method, of which at least one example has been provided.
- the acts performed as part of the method may be ordered in any suitable way. Accordingly, embodiments may be constructed in which acts are performed in an order different than illustrated, which may include performing some acts simultaneously, even though shown as sequential acts in illustrative embodiments. Additionally, a method may include more acts than those illustrated, in some embodiments, and fewer acts than those illustrated in other embodiments.
Abstract
Description
- 1. Technical Field
- The technology relates to methods to induce strain in three-dimensional microfabricated structures. As an example, a type of strain (compressive or tensile) and amount of strain can be selectively induced in finFET channel structures.
- 2. Discussion of the Related Art
- Transistors are fundamental device elements of modern digital processors and memory devices, and have found numerous applications in various areas of electronics, including power electronics. Currently, there are a variety of transistor designs or types that may be used for different applications. Various transistor types include, for example, bipolar junction transistors (BJT), junction field-effect transistors (JFET), metal-oxide-semiconductor field-effect transistors (MOSFET), vertical channel or trench field-effect transistors, and superjunction or multi-drain transistors. One type of transistor that has emerged within the MOSFET family of transistors is a fin field-effect transistor (finFET).
- An example of a
finFET 100 is depicted in the perspective view ofFIG. 1A . A finFET may be fabricated on abulk semiconductor substrate 110, e.g., a silicon substrate, and comprise a fin-like structure 115 that runs in a length direction along a surface of the substrate and extends in a height direction normal to the substrate surface. Thefin 115 may have a narrow width, e.g., less than 250 nanometers. There may be aninsulating layer 105, e.g., an oxide layer, on a surface of the substrate. The fin may pass through theinsulating layer 105, but be attached to thesemiconducting substrate 110 at a lower region of the fin. A gate structure comprising a conductive gate material 130 (e.g., polysilicon) and gate insulator 135 (e.g., an oxide) may be formed over a region of the fin. Upper portions of the fin may be doped on either side of the gate structure to form asource region 120 anddrain region 140 adjacent to the gate. - FinFETs have favorable electrostatic properties for complimentary MOS scaling to smaller sizes. Because the fin is a three-dimensional structure, the transistor's channel can be formed on three surfaces of the fin, so that the finFET can exhibit a high current switching capability for a given surface area occupied on substrate. Since the channel and device can be raised from the substrate surface, there can be reduced electric field coupling between adjacent devices as compared to conventional planer MOSFETs.
- The described technology relates to methods for making strained microstructures, such as strained-channel finFETs, and to related structures. According to some embodiments, a first strain-inducing layer comprising a first material may be deposited on a substrate in a strained state. The strain-inducing layer may comprise SiGe deposited on a Si substrate, in some embodiments. A second layer of material (e.g., Si) may be deposited adjacent the strain-inducing layer, and a feature (e.g., a fin of a finFET) may be patterned in the second layer. The adjacent second layer may be in direct physical contact with the strain-inducing layer in some embodiments, or may be separated from the strain-inducing layer by a thin layer of material in some embodiments. The strain-inducing layer may be cut or etched in the vicinity of the patterned feature to relieve strain in the strain-inducing layer, and to impart strain to the adjacent second layer and its patterned feature. With regard to a finFET structure, the strain-inducing layer may be thin (e.g., between approximately 10 nm and 60 nm in some embodiments) such that strain in the layer is relieved by elastic relaxation rather than plastic relaxation, so that defects are not generated at unacceptable levels.
- According to some embodiments, a method for making a strained three-dimensional feature on a substrate comprises forming a first semiconductor layer in a strained state at a surface of a substrate, and forming a second semiconductor layer adjacent the first semiconductor layer. The method may further include patterning the three-dimensional feature in at least the second semiconductor layer, and cutting the first semiconductor layer in the vicinity of the patterned three-dimensional feature to relieve strain in the first semiconductor layer and induce strain in the patterned three-dimensional feature. The cutting may comprise etching the first semiconductor layer, and the patterned feature may be a fin of a finFET.
- Structures related to the methods are also contemplated. In some embodiments, a strained-channel finFET structure formed on a substrate using methods described herein comprises a strain-inducing feature adjacent to a fin of the finFET structure, wherein the strain-inducing feature is formed from a first semiconductor material having a first strain. The strained-channel finFET may further comprise the fin formed from a second semiconductor material that is strained by the strain-inducing feature. In some embodiments, the strain-inducing feature is in the shape of the fin, and abuts the fin.
- The foregoing and other aspects, embodiments, and features of the present teachings can be more fully understood from the following description in conjunction with the accompanying drawings.
- The skilled artisan will understand that the figures, described herein, are for illustration purposes only. It is to be understood that in some instances various aspects of the embodiments may be shown exaggerated or enlarged to facilitate an understanding of the embodiments. In the drawings, like reference characters generally refer to like features, functionally similar and/or structurally similar elements throughout the various figures. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the teachings. Where the drawings relate to microfabrication of integrated devices, only one device may be shown of a large plurality of devices that may be fabricated in parallel. The drawings are not intended to limit the scope of the present teachings in any way.
-
FIG. 1A is a perspective view of a finFET formed on a bulk substrate; -
FIG. 1B is a perspective view of a strained-channel finFET, according to some embodiments; -
FIGS. 2A-2H depict process steps that may be used to form strained fin structures, e.g., via a sidewall image transfer process, according to some embodiments; -
FIG. 3 is a perspective view of a strained fin structure, according to some embodiments; -
FIG. 4A shows plots of longitudinal stress computed along the length of a strained fin structure, starting from the fin's center, for eight fin lengths, wherein the strain-inducing layer has a thickness of 40 nm, and the fin layer has a thickness of 20 nm; -
FIGS. 4B-4C show plots of longitudinal stress computed along the height of a strained fin structure, at its center, for the eight fin lengths and conditions ofFIG. 4A ; -
FIG. 4D shows plots of longitudinal stress computed along the length of a strained fin structure, starting from the fin's center, for nine fin lengths wherein the strain-inducing layer has a thickness of 40 nm, and the fin layer has a thickness of 30 nm; and -
FIGS. 4E-4F show plots of longitudinal stress computed along the height of a strained fin structure, at its center, for the nine fin lengths and conditions ofFIG. 4D . - The features and advantages of the embodiments will become more apparent from the detailed description set forth below when taken in conjunction with the drawings.
- As noted above, finFETs exhibit favorable current-to-size switching capabilities for integrated circuits, and finFETs like those shown in
FIG. 1A have been fabricated in high density on bulk silicon (Si) substrates. FinFETs also exhibit favorable electrostatic properties for scaling to high-density, low-power, integrated circuits. Because the fin and channel are raised from the substrate, the devices can exhibit reduced cross-coupling between proximal devices. - In some cases, speed, junction leakage current, and/or breakdown voltage considerations may create a need for semiconductor material other than silicon. For example, SiGe can exhibit higher mobilities for electrons and holes, higher device speed, and lower junction leakage than bulk Si. As a result, some devices may be fabricated from SiGe that is epitaxially grown on a silicon substrate. However, conventional epitaxial growth of SiGe for forming integrated devices has some attributes that may not be favorable for certain applications. For example, because of a lattice constant mismatch between SiGe and Si, strain is induced in the SiGe as it is epitaxially grown. In some cases, the strain causes dislocations or defects in the SiGe during its growth, which can adversely affect device performance to unacceptable levels. To mitigate effects of strain, a thick epitaxial layer of SiGe may be grown so that the strain is relieved over an appreciable distance. Depending upon the dopant concentration, SiGe epitaxial layers 1-10 microns thick may be necessary, and plastic relaxation may occur in the material causing defects. Such an approach may require long and complex epitaxy steps (e.g., it may be necessary to vary dopant concentration during the epitaxial growth), and may further require a thermal annealing step and chemical-mechanical polishing step to planarize a surface of the SiGe after its growth. The annealing may reduce some defects generated during epitaxial growth of SiGe, but typically the defects may not be reduced below 105 defects/cm2, a level not suitable for many industrial applications.
- Straining of silicon can be used to improve some of its electrical properties. For example compressive straining of silicon can improve the hole mobility within silicon. Tensile straining of Si can improve electron mobility. The inventors have recognized and appreciated that inducing strain in silicon can be used to fabricate integrated electronic devices with performance that is competitive with SiGe devices. For smaller devices, e.g., sub-20-nm channel-width FETs such as finFETs, the avoidance of thick (>1 micron) SiGe epitaxial layers and increased device performance from strain may be important factors in the manufacturability of the strained devices. As an example of inducing strain in an integrated, three-dimensional device, described below are methods for making strained-Si-channel finFET devices. Although the embodiments are directed to a strained-channel Si finFET, the method of inducing strain may be extended to other devices or structures, in which other materials may be used. A strained-
channel finFET 102 may appear as depicted inFIG. 1B . The structure may be similar to that shown inFIG. 1A except that a portion of thefin structure 115 includes a strain-inducinglayer 220. The strain inducing layer may comprise a material or alloy different than the material or alloy of thedevice layer 210 where the device's active region is located. For example, in a Si-based device, thedevice layer 210 may be formed from bulk and/or epitaxial silicon. Thestrain inducing layer 220 may be formed from SiGe in some embodiments (e.g., to induce tensile stress in the fin and improve electron mobility in the device 102), or SiC in other embodiments (e.g., to induce compressive stress in the fin and improve hole mobility in the device. As may be appreciated, other materials exhibiting a lattice mismatch with the substrate and device layer may be used instead of SiGe or SiC, and different material systems may be used in other implementations. -
FIGS. 2A-2G depict process steps that may be used to fabricate strained-channel finFET devices beginning with a bulk semiconductor substrate. In overview, the active regions of thefins 115 may be formed from epitaxially-grown semiconductor of high quality (e.g., epitaxial Si in the example). The fins may be epitaxially grown on a thin strain-inducinglayer 220 of a second material type, which may be epitaxially grown on asubstrate 110. The strain-inducinglayer 220, because of a lattice mismatch with the substrate, will epitaxially grow in a strained state. When the fin and underlying straining material are cut via etching, the strain-inducing layer can locally and elastically relax to relieve its strain. This elastic relaxation can impart strain to the adjacent fin. Additionally, since the formation of the strain-inducing layer and relaxation of that layer can be purely elastic, there may be no appreciable defects generated in the strain-inducing layer and/or the device layer, as would be generated from thicker, plastic SiGe layers that may suffer from plastic deformation and relaxation, for example. Further details regarding device fabrication are described below. - According to some embodiments, a process for forming a strained-channel finFET may begin with a
substrate 110 of a first semiconductor material upon which aninsulator 105 may be formed, as depicted inFIG. 2A . The insulator may be a pad oxide in some embodiments, and may be formed by a thermal oxidation process or a physical or chemical deposition process. The substrate may be a semiconducting substrate (e.g., a bulk Si substrate), though other semiconducting materials may be used in other embodiments. The insulator may comprise SiO2 or Si3N4, though any suitable insulator may be used. The thickness of the insulator may be any value between approximately 5 nanometers (nm) and approximately 2 microns (μm). The terms “approximately” and “about” may be used to mean within ±20% of a target dimension in some embodiments, within ±10% of a target dimension in some embodiments, within ±5% of a target dimension in some embodiments, and yet within ±2% of a target dimension in some embodiments. The terms “approximately” and “about” may include the target dimension. - With reference to
FIG. 2B , at a region where fins for finFETs are to be formed, theinsulator 105 may be removed from the substrate surface (e.g., by a photolithography and etching process) to open wells in the insulator. In some embodiments, theinsulator 105 may be removed from the entire surface of thesubstrate 110. In other embodiments, instead of depositing aninsulator 105 and opening wells, a pad or field oxide may be formed around regions that include finFET transistors. - Where the substrate surface is exposed, a second semiconductor material (e.g., SiGe or SiC) may be epitaxially grown over the surface to form a strain-inducing
layer 220. Subsequently, adevice layer 210 of the first semiconductor material may be epitaxially grown over the second semiconductor material. Because of the epitaxial growth of the strain-inducinglayer 220 and thedevice layer 210, the crystalline quality at thedevice layer 210 is high. For example, it may have a defect density less than 105 defects/cm2in some embodiments, less than 104 defects/cm2 in some embodiments, less than 103 defects/cm2 in some embodiments, and yet less than less than 102 defects/cm2 in some embodiments. According to some embodiments, thedevice layer 210 forms a layer in which fins for strained-channel finFETs may be formed. In some embodiments, the semiconductor material of thedevice layer 210 may be different than the semiconductor material of the substrate. - The thickness of the
device layer 210 may be between 5 nm and 100 nm in some embodiments, between 10 nm and 60 nm in some embodiments, and in some embodiments may between about 15 nm and 30 nm. The thickness of the strain-inducinglayer 220 may be between 5 nm and 100 nm in some embodiments, between 10 nm and 60 nm in some embodiments, and in some embodiments may be between 30 nm and 50 nm. - The fins may be patterned by a sidewall image transfer (SIT) process that is depicted by steps illustrated in
FIGS. 2C-2F . For this process, additional layers may be deposited over the epitaxial layers, as depicted inFIG. 2C . Ahard mask layer 230 may be deposited over thedevice layer 210. The hard mask layer may comprise silicon nitride (e.g., Si3N4) in some embodiments, though any suitable hard mask material may be used that exhibits etch selectivity over the underlying semiconductor materials. The thickness of the hard mask material may be between 10 nm and 100 nm in some embodiments, between 20 nm and 50 nm in some embodiments, and in some embodiments may be about 40 nm. - On the
hard mask layer 230 an insulatinglayer 240 may be formed. The insulating layer may comprise undoped silicate glass (USG), and its thickness may be between 10 nm and 100 nm in some embodiments, between 20 nm and 50 nm in some embodiments, and in some embodiments may be about 30 nm. In some embodiments, the insulatinglayer 240 may be applied by any suitable means, e.g., via physical deposition, a plasma deposition process, or a spin-on and anneal process. - A
patterning layer 250 may be deposited over the insulatinglayer 240. In some embodiments, thepatterning layer 250 may comprise amorphous silicon that is deposited by a plasma deposition process, though any suitable material may be used. Thepatterning layer 250 may be between 10 nm and 100 nm in some embodiments, between 20 nm and 50 nm in some embodiments, and in some embodiments may be about 40 nm. - Referring to
FIG. 2D , bar-like structures 252 may be patterned in thepatterning layer 250 using any suitable method, e.g., photolithography and etching. The photolithography may require forming a photoresist layer over thepatterning layer 250, exposing and developing the photoresist, and etching the patterning layer. In some embodiments, the bar-like structures may be patterned using a mandrel lithography process. In some implementations, the bar-like structures may be patterned using interferometric lithography techniques. The bar-like structures 252 may be patterned to extend for a length L (into the page) that is a desired length for a fin of a finFET transistor. The width W and spacing S of the bar-like structures may be chosen to provide desired spacings between multiple fins of a finFET device or between multiple finFET devices. - A blanket masking layer (not shown) may be deposited over the bar-
like structures 252 and insulatinglayer 240. In some embodiments, the blanket masking layer may comprise silicon nitride that is deposited by a plasma deposition process. The thickness of the masking layer may be between 50 nm and 100 nm in some embodiments, between 5 nm and 50 nm in some embodiments, and in some embodiments may be between about 5 nm and about 20 nm. The blanket masking layer may be etched away to formspacer structures 232, as depicted inFIG. 2D . A series of etching steps may then be used to pattern fins in thefirst semiconductor layer 210, where thespacer structures 232 define the pattern of the fins. - For example, a first selective, anisotropic etch may be performed to remove the bar-
like structures 252. The same etch recipe, or a different etch recipe may be used to remove most of the insulatinglayer 240, thereby transferring the pattern of thespacer structures 232 to the insulating layer. The resulting structure may appear as depicted inFIG. 2E . A second selective, anisotropic etch may be performed to remove portions of thehard mask layer 230, thereby transferring the pattern from the insulating layer to thehard mask layer 230. If thehard mask layer 230 andspacer structures 232 are formed of the same material, most or all of the spacer structures may be removed during the etch, and the patterned insulator serves as an etch mask for thehard mask layer 230. Additional selective, anisotropic etches may be performed to transfer the pattern from the hard mask layer to theunderlying device layer 210 and strain-inducinglayer 220. The resulting structure may be as depicted inFIG. 2F . In some embodiments, the additional etching may proceed into thesubstrate 110 between 5 nm and 50 nm. In some implementations, the additional etching may stop at approximately the surface of thesubstrate 110. The upper insulatingmaterial 240 may be removed from the substrate (e.g., using a wet or dry etch) leaving exposed hard mask features 234, as depicted inFIG. 2G . The hard mask features 234 may then be removed, e.g., by a wet or dry etch, yielding a structure as depicted inFIG. 2H . - As noted above, the strain-inducing
layer 220 forms in a strained state during its epitaxial growth due to a lattice mismatch between the material used for the strain-inducing layer and the substrate. As an example, a SiGe strain-inducing layer will form with compressive strain when grown on a bulk Si substrate. The amount of strain in the SiGe layer can be controlled to some extent by controlling the Si:Ge ratio. The combination of etching thefin structures 115 through the strain-inducing layer and removing the hard mask feature 234 allows the strain-inducing material to relax locally at each fin and relieve some of its strain. In doing so, the strain-inducing layer imparts strain (tensile in this case) to the adjacent fin formed in thedevice layer 210 where the channel of a finFET will be formed. Because of the narrow and long fin structures, the resulting strain in the device fins will be substantially uniaxial, longitudinal strain along the length of the fin. According to some embodiments, relaxation of the strain-inducing layer may be purely elastic, such that no appreciable defects are generated. - To investigate the induced strain imparted to the fin, numerical simulations based on finite element analysis were carried out. These computations show that the amount of strain in the device fin and its uniformity can be controlled through several device design parameters. Among the controlling parameters are lattice mismatch between the strain-inducing layer and substrate (controllable through choice of materials and/or dopant concentrations), thickness or height of the strain-inducing layer, thickness or height of the fin, and length of the fin.
-
FIG. 3 shows a perspective view of a fin structure in which longitudinal stress was numerically analyzed. The longitudinal stress Syy was computed along a length L of the fin from its center, and along a height H at the fin center. According to some embodiments, an active region or channel of a finFET would be located at the center of the fin structure in theupper device layer 210. Two sets of simulations were run. In both sets, the thickness or height of the strain-inducinglayer 220 was selected to be 40 nm, and the concentration of Ge in the SiGe strain-inducing layer was about 25%. In the first set of simulations, the thickness of the device layer and active fin was selected to be 20 nm. In the second set of simulations, the thickness of the active fin was selected to be 30 nm. Eight fin lengths were trialed in the first set of simulations: 80 nm, 120 nm, 140 nm, 160 nm, 180 nm, 200 nm, 220 nm, and 240 nm. Nine fin lengths were trialed in the second set of simulations: 100 nm, 120 nm, 160 nm, 180 nm, 200 nm, 220 nm, 240 nm, 260 nm, and 300 nm. Results from the simulations are shown inFIGS. 4A-4F . -
FIG. 4A plots longitudinal stress values Syy (in gigaPascals) as computed along a length of the active fin (starting from the center (L=0 nm) and top (H=60 nm) of the fin structure) for the eight different fin lengths. The results show a tensile stress at the fin center that falls to zero. The stress reverses to compressive stress, and then falls to zero again within about 20 nm from the end of the fins. For the materials (Si/SiGe), dopant concentration (25% Ge), strain-inducing layer thickness (40 nm), device layer thickness (20 nm) and channel lengths trialed, the maximal stress was found to be about (600 ±50) MPa for fin lengths between about 120 nm and about 220 nm. These results indicate that there is a preferred length range of the fin for obtaining a high value of stress in the channel region. Increasing the fin length beyond this point, even though adding more strained material to the fin structure, can actually reduce the induced stress at the center of the fin. -
FIGS. 4B-4C plot longitudinal stress values Syy (in gigaPascals) as computed along a height of the fin structure (starting at the center (L=0 nm) from a lower surface (H=0 nm) of the strain-inducing layer) for the eight different fin lengths.FIG. 4B shows the stress variations with height from 10 nm into thesubstrate 110, through the strain-inducinglayer 220, and through thedevice layer 210. This plot indicates that compressive stress in the strain-inducing (SiGe) layer induces tensile stress in the adjacent materials.FIG. 4C is a replot of the longitudinal stress in the active fin portion ofFIG. 4B (from H=40 nm to H=60 nm). The results ofFIG. 4C indicate that the longitudinal stress is substantially uniform along the active fin height for a range of fin length values. Interestingly, the range of length values for uniformity of stress as a function of height substantially coincides with a range of fin length values where the induced longitudinal stress is maximized at the center of the fin. (Compare withFIG. 4A .) According to some embodiments, the observed uniformity of stress values as a function of height substantially coincides with a range of fin length values where the induced longitudinal stress is improved at the center of the fin. Such results are beneficial for a finFET where the gate may extend from the bottom of the fin to its top. The results ofFIGS. 4A-4C suggest that for the selected parameters, a fin length in a range of about 160 nm to about 180 nm provides increased stress in the finFET's channel region and high uniformity of stress as a function of height in the channel region. -
FIGS. 4D-4F show results for the second set of simulations in which the active fin height was set at 30 nm. This second set of results suggest that for the selected parameters, a fin length in a range of about 180 nm to about 220 nm provides increased stress in the finFET's channel region and high uniformity of stress as a function of height in the channel region. - Based upon the results of
FIGS. 4A-4F , a dimensionless design parameter Rsc can be defined for strained-channel finFETs fabricated according to embodiments described above: -
- where L represents the fin length, Tsi represents the thickness of the strain-inducing layer, and Tf represents the thickness of the device layer. According to some embodiments, a design parameter Rsc for strained-channel finFETs may be within a range given approximately by 2.55≦Rsc≦3.12. According to some embodiments, a design parameter Rsc for strained-channel finFETs may be within a range given approximately by 2.65≦Rsc≦3.03.
- The results shown in
FIGS. 4A-4F were obtained from samples with uniform doping (25% Ge) in the strain-inducinglayer 220 of 40 nm thickness. In some embodiments, it may be possible to increase the Ge content (or C content for a SiC strain inducing layer) and/or increase the thickness of the strain-inducing layer before creating an unacceptable defect density. In some embodiments, a gradient in Ge (or C) content may be used to increase the thickness of the strain-inducing layer without creating an unacceptable defect density. The gradient in Ge (or C) may be in the direction of epitaxial growth, e.g., in a direction perpendicular to an interfacial surface between the strain-inducinglayer 220 and the strained ordevice layer 210. In some embodiments, the Ge (or C) content may be between about 10% and about 25% within the strain-inducing layer. In some embodiments, the Ge (or C) content may be between about 25% and about 40% within the strain-inducing layer. - The fins shown in the drawings may be spaced laterally from each other on one or more regular spacing intervals. For example, there may be a uniform lateral spacing d1 between all fins. Alternatively, there may be two uniform lateral spacings d1, d2 alternating between successive fins. The fins may have a width between approximately 5 nm and approximately 30 nm. The fins may be spaced apart between approximately 10 nm and approximately 50 nm, in some embodiments. There may be one or more fins per finFET device. A gate structure, like that shown in
FIG. 1B may be formed over one or more strained fins to form a finFET. For example, there may be a common gate shared by multiple strained fins. - A finFET device fabricated according to the present teachings may be formed in an integrated circuit in large numbers and/or at high densities. The circuits may be used for various low-power applications, including but not limited to, circuits for operating smart phones, computers, tablets, PDA's, video displays, and other consumer electronics. For example, a plurality of finFETs fabricated in accordance with the disclosed embodiments may be incorporated in processor or control circuitry used to operate one of the aforementioned devices.
- The discussion above is directed primarily to a SiGe strain-inducing layer that imparts tensile stress to a fin of a finFET device. Accordingly, for a Si finFET, the use of SiGe for the strain-inducing layer may improve the electron mobility for n-channel finFETs. For p-channel finFETs, SiC may be used as the strain-inducing layer. SiC can impart compressive stress to a fin. In alternative embodiments for which an active fin and channel may be formed in SiGe, the materials may be reversed. For example, Si may be epitaxially grown on a SiGe substrate or base layer to form a strain-inducing layer of Si. The device layer may then be SiGe.
- In alternative embodiments, the cutting of the strain-inducing layer need not be at the same time and/or of the same shape as the patterning of the adjacent device layer. In the above example of a strained-channel finFET, a device may be patterned in the
device layer 210 in a first step. At later time, the strain-inducinglayer 220 may be etched in the vicinity of the device fin, so as to cut the strain-inducing layer and induce strain in the device fin. The etched pattern in the strain-inducing layer may be different from the pattern used to etch the device fin. - The techniques may be applied to other types of finFETs, e.g., fully insulated finFETs, and other microfabricated devices and structures such as MEMs devices. In some embodiments, the techniques may be used in LEDs or laser diodes to strain the device and adjust emission wavelength. According to some embodiments, a strain-inducing layer may be used to impart stress to any three-dimensional structure patterned into a device layer that has been formed adjacent the strain-inducing layer. For example, a three-dimensional device or structure may be patterned in the device layer, and the strain-inducing layer may be cut (e.g., etched) in the vicinity of the patterned device or structure to relieve strain in the strain-inducing layer and impart strain to the adjacent patterned feature.
- In some embodiments, the strain-inducing layer and/or adjacent device layer may comprise a material other than semiconductor material, e.g., crystalline insulator, an oxide, a ceramic, etc. In some embodiments, the strain-inducing layer and/or device layer may be formed by methods other than epitaxial growth, e.g., plasma deposition, plasma deposition and annealing, sputtering, etc. According to some embodiments, a thin insulating layer may be formed between the strain-inducing layer and the device layer where the fin is formed. In some embodiments, at least a portion of the strain-inducing layer may comprise an active region or portion of the formed device.
- The technology described herein may be embodied as a method, of which at least one example has been provided. The acts performed as part of the method may be ordered in any suitable way. Accordingly, embodiments may be constructed in which acts are performed in an order different than illustrated, which may include performing some acts simultaneously, even though shown as sequential acts in illustrative embodiments. Additionally, a method may include more acts than those illustrated, in some embodiments, and fewer acts than those illustrated in other embodiments.
- Having thus described at least one illustrative embodiment of the invention, various alterations, modifications, and improvements will readily occur to those skilled in the art. Such alterations, modifications, and improvements are intended to be within the spirit and scope of the invention. Accordingly, the foregoing description is by way of example only and is not intended as limiting. The invention is limited only as defined in the following claims and the equivalents thereto.
Claims (29)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/953,551 US8952420B1 (en) | 2013-07-29 | 2013-07-29 | Method to induce strain in 3-D microfabricated structures |
US14/597,457 US9245953B2 (en) | 2013-07-29 | 2015-01-15 | Method to induce strain in 3-D microfabricated structures |
US14/975,534 US9831342B2 (en) | 2013-07-29 | 2015-12-18 | Method to induce strain in 3-D microfabricated structures |
US15/798,976 US10483393B2 (en) | 2013-07-29 | 2017-10-31 | Method to induce strain in 3-D microfabricated structures |
US16/584,647 US10847654B2 (en) | 2013-07-29 | 2019-09-26 | Method to induce strain in 3-D microfabricated structures |
US17/074,121 US11569384B2 (en) | 2013-07-29 | 2020-10-19 | Method to induce strain in 3-D microfabricated structures |
US18/146,962 US20230352586A1 (en) | 2013-07-29 | 2022-12-27 | Method to induce strain in 3-d microfabricated structures |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/953,551 US8952420B1 (en) | 2013-07-29 | 2013-07-29 | Method to induce strain in 3-D microfabricated structures |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/597,457 Division US9245953B2 (en) | 2013-07-29 | 2015-01-15 | Method to induce strain in 3-D microfabricated structures |
US14/597,457 Continuation US9245953B2 (en) | 2013-07-29 | 2015-01-15 | Method to induce strain in 3-D microfabricated structures |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150028349A1 true US20150028349A1 (en) | 2015-01-29 |
US8952420B1 US8952420B1 (en) | 2015-02-10 |
Family
ID=52389744
Family Applications (7)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/953,551 Active US8952420B1 (en) | 2013-07-29 | 2013-07-29 | Method to induce strain in 3-D microfabricated structures |
US14/597,457 Active US9245953B2 (en) | 2013-07-29 | 2015-01-15 | Method to induce strain in 3-D microfabricated structures |
US14/975,534 Active US9831342B2 (en) | 2013-07-29 | 2015-12-18 | Method to induce strain in 3-D microfabricated structures |
US15/798,976 Active US10483393B2 (en) | 2013-07-29 | 2017-10-31 | Method to induce strain in 3-D microfabricated structures |
US16/584,647 Active US10847654B2 (en) | 2013-07-29 | 2019-09-26 | Method to induce strain in 3-D microfabricated structures |
US17/074,121 Active US11569384B2 (en) | 2013-07-29 | 2020-10-19 | Method to induce strain in 3-D microfabricated structures |
US18/146,962 Pending US20230352586A1 (en) | 2013-07-29 | 2022-12-27 | Method to induce strain in 3-d microfabricated structures |
Family Applications After (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/597,457 Active US9245953B2 (en) | 2013-07-29 | 2015-01-15 | Method to induce strain in 3-D microfabricated structures |
US14/975,534 Active US9831342B2 (en) | 2013-07-29 | 2015-12-18 | Method to induce strain in 3-D microfabricated structures |
US15/798,976 Active US10483393B2 (en) | 2013-07-29 | 2017-10-31 | Method to induce strain in 3-D microfabricated structures |
US16/584,647 Active US10847654B2 (en) | 2013-07-29 | 2019-09-26 | Method to induce strain in 3-D microfabricated structures |
US17/074,121 Active US11569384B2 (en) | 2013-07-29 | 2020-10-19 | Method to induce strain in 3-D microfabricated structures |
US18/146,962 Pending US20230352586A1 (en) | 2013-07-29 | 2022-12-27 | Method to induce strain in 3-d microfabricated structures |
Country Status (1)
Country | Link |
---|---|
US (7) | US8952420B1 (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150145069A1 (en) * | 2013-11-22 | 2015-05-28 | Qualcomm Incorporated | Silicon germanium finfet formation |
US9236474B2 (en) | 2014-02-21 | 2016-01-12 | Stmicroelectronics, Inc. | Method to form strained channel in thin box SOI structures by elastic strain relaxation of the substrate |
US9530777B2 (en) | 2014-03-04 | 2016-12-27 | Stmicroelectronics, Inc. | FinFETs of different compositions formed on a same substrate |
CN106486482A (en) * | 2015-08-24 | 2017-03-08 | 意法半导体公司 | Draftability silicon and the common integration of compressibility SiGe |
US20170117414A1 (en) * | 2015-10-26 | 2017-04-27 | United Microelectronics Corp. | Semiconductor structure and manufacturing method thereof |
US9660080B2 (en) | 2014-02-28 | 2017-05-23 | Stmicroelectronics, Inc. | Multi-layer strained channel FinFET |
US9831342B2 (en) | 2013-07-29 | 2017-11-28 | Stmicroelectronics | Method to induce strain in 3-D microfabricated structures |
US9837408B1 (en) | 2016-09-28 | 2017-12-05 | International Business Machines Corporation | Forming strained and unstrained features on a substrate |
US10020398B1 (en) | 2017-01-11 | 2018-07-10 | International Business Machines Corporation | Stress induction in 3D device channel using elastic relaxation of high stress material |
US10043805B2 (en) | 2013-09-16 | 2018-08-07 | Stmicroelectronics, Inc. | Method to induce strain in finFET channels from an adjacent region |
WO2018193342A1 (en) * | 2017-04-17 | 2018-10-25 | International Business Machines Corporation | Vertical fet with reduced parasitic capacitance |
US20210159226A1 (en) * | 2015-09-18 | 2021-05-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Enhanced channel strain to reduce contact resistance in nmos fet devices |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9142474B2 (en) | 2013-10-07 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivation structure of fin field effect transistor |
US9287262B2 (en) | 2013-10-10 | 2016-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivated and faceted for fin field effect transistor |
US9793403B2 (en) | 2015-04-14 | 2017-10-17 | Samsung Electronics Co., Ltd. | Multi-layer fin field effect transistor devices and methods of forming the same |
US9859426B1 (en) | 2016-06-29 | 2018-01-02 | International Business Machines Corporation | Semiconductor device including optimized elastic strain buffer |
US9793398B1 (en) | 2016-08-02 | 2017-10-17 | International Business Machines Corporation | Fabrication of a strained region on a substrate |
US9704990B1 (en) | 2016-09-19 | 2017-07-11 | International Business Machines Corporation | Vertical FET with strained channel |
US9704860B1 (en) | 2016-10-05 | 2017-07-11 | International Business Machines Corporation | Epitaxial oxide fin segments to prevent strained semiconductor fin end relaxation |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080073667A1 (en) * | 2006-09-27 | 2008-03-27 | Amberwave Systems Corporation | Tri-gate field-effect transistors formed by aspect ratio trapping |
Family Cites Families (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6815738B2 (en) | 2003-02-28 | 2004-11-09 | International Business Machines Corporation | Multiple gate MOSFET structure with strained Si Fin body |
US7705345B2 (en) | 2004-01-07 | 2010-04-27 | International Business Machines Corporation | High performance strained silicon FinFETs device and method for forming same |
US7154118B2 (en) | 2004-03-31 | 2006-12-26 | Intel Corporation | Bulk non-planar transistor having strained enhanced mobility and methods of fabrication |
US7193279B2 (en) * | 2005-01-18 | 2007-03-20 | Intel Corporation | Non-planar MOS structure with a strained channel region |
US7224033B2 (en) | 2005-02-15 | 2007-05-29 | International Business Machines Corporation | Structure and method for manufacturing strained FINFET |
JP2007180362A (en) | 2005-12-28 | 2007-07-12 | Toshiba Corp | Semiconductor device |
US7667271B2 (en) * | 2007-04-27 | 2010-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin field-effect transistors |
US20090001415A1 (en) | 2007-06-30 | 2009-01-01 | Nick Lindert | Multi-gate transistor with strained body |
JP5141686B2 (en) | 2007-07-12 | 2013-02-13 | 富士通セミコンダクター株式会社 | Semiconductor device and semiconductor device manufacturing method |
JP2009032955A (en) | 2007-07-27 | 2009-02-12 | Toshiba Corp | Semiconductor device and method for manufacturing the same |
JP5305969B2 (en) | 2009-02-17 | 2013-10-02 | 株式会社東芝 | Semiconductor device |
US8912602B2 (en) | 2009-04-14 | 2014-12-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs and methods for forming the same |
EP2302130A1 (en) | 2009-09-26 | 2011-03-30 | Huntsman Textile Effects (Germany) GmbH | Compound for making fibre materials oil and/or water resistant |
US8211772B2 (en) * | 2009-12-23 | 2012-07-03 | Intel Corporation | Two-dimensional condensation for uniaxially strained semiconductor fins |
US8395195B2 (en) | 2010-02-09 | 2013-03-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bottom-notched SiGe FinFET formation using condensation |
US8394710B2 (en) | 2010-06-21 | 2013-03-12 | International Business Machines Corporation | Semiconductor devices fabricated by doped material layer as dopant source |
DE102010038742B4 (en) * | 2010-07-30 | 2016-01-21 | Globalfoundries Dresden Module One Llc & Co. Kg | Method and semiconductor device based on a deformation technology in three-dimensional transistors based on a deformed channel semiconductor material |
US8492235B2 (en) | 2010-12-29 | 2013-07-23 | Globalfoundries Singapore Pte. Ltd. | FinFET with stressors |
US8642996B2 (en) | 2011-04-18 | 2014-02-04 | International Business Machines Corporation | Graphene nanoribbons and carbon nanotubes fabricated from SiC fins or nanowire templates |
US8502279B2 (en) | 2011-05-16 | 2013-08-06 | Globalfoundries Singapore Pte. Ltd. | Nano-electro-mechanical system (NEMS) structures with actuatable semiconductor fin on bulk substrates |
US8466027B2 (en) * | 2011-09-08 | 2013-06-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicide formation and associated devices |
CN103021854B (en) | 2011-09-28 | 2015-09-16 | 中国科学院微电子研究所 | The method making fin formula field effect transistor and the semiconductor structure formed thus |
US8697523B2 (en) | 2012-02-06 | 2014-04-15 | International Business Machines Corporation | Integration of SMT in replacement gate FINFET process flow |
US20130270638A1 (en) | 2012-04-13 | 2013-10-17 | International Business Machines Corporation | Strained soi finfet on epitaxially grown box |
CN103579004B (en) | 2012-08-10 | 2016-05-11 | 中国科学院微电子研究所 | FinFET and manufacture method thereof |
CN103811344B (en) * | 2012-11-09 | 2016-08-10 | 中国科学院微电子研究所 | Semiconductor device and manufacture method thereof |
US8759874B1 (en) | 2012-11-30 | 2014-06-24 | Stmicroelectronics, Inc. | FinFET device with isolated channel |
US8956942B2 (en) | 2012-12-21 | 2015-02-17 | Stmicroelectronics, Inc. | Method of forming a fully substrate-isolated FinFET transistor |
US9000522B2 (en) | 2013-01-09 | 2015-04-07 | International Business Machines Corporation | FinFET with dielectric isolation by silicon-on-nothing and method of fabrication |
US8823060B1 (en) | 2013-02-20 | 2014-09-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for inducing strain in FinFET channels |
US9076870B2 (en) * | 2013-02-21 | 2015-07-07 | United Microelectronics Corp. | Method for forming fin-shaped structure |
US9029913B2 (en) | 2013-03-11 | 2015-05-12 | International Business Machines Corporation | Silicon-germanium fins and silicon fins on a bulk substrate |
US8975125B2 (en) | 2013-03-14 | 2015-03-10 | International Business Machines Corporation | Formation of bulk SiGe fin with dielectric isolation by anodization |
US8859379B2 (en) | 2013-03-15 | 2014-10-14 | International Business Machines Corporation | Stress enhanced finFET devices |
KR102038486B1 (en) | 2013-04-09 | 2019-10-30 | 삼성전자 주식회사 | Semiconductor device and method for fabricating the same |
US9153668B2 (en) | 2013-05-23 | 2015-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Tuning tensile strain on FinFET |
US8957478B2 (en) | 2013-06-24 | 2015-02-17 | International Business Machines Corporation | Semiconductor device including source/drain formed on bulk and gate channel formed on oxide layer |
US8952420B1 (en) | 2013-07-29 | 2015-02-10 | Stmicroelectronics, Inc. | Method to induce strain in 3-D microfabricated structures |
US9472554B2 (en) | 2013-07-31 | 2016-10-18 | GlobalFoundries, Inc. | Integrated circuits having FinFET semiconductor devices and methods of fabricating the same to resist sub-fin current leakage |
US9166023B2 (en) | 2013-08-09 | 2015-10-20 | Stmicroelectronics, Inc. | Bulk finFET semiconductor-on-nothing integration |
US9099559B2 (en) | 2013-09-16 | 2015-08-04 | Stmicroelectronics, Inc. | Method to induce strain in finFET channels from an adjacent region |
-
2013
- 2013-07-29 US US13/953,551 patent/US8952420B1/en active Active
-
2015
- 2015-01-15 US US14/597,457 patent/US9245953B2/en active Active
- 2015-12-18 US US14/975,534 patent/US9831342B2/en active Active
-
2017
- 2017-10-31 US US15/798,976 patent/US10483393B2/en active Active
-
2019
- 2019-09-26 US US16/584,647 patent/US10847654B2/en active Active
-
2020
- 2020-10-19 US US17/074,121 patent/US11569384B2/en active Active
-
2022
- 2022-12-27 US US18/146,962 patent/US20230352586A1/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080073667A1 (en) * | 2006-09-27 | 2008-03-27 | Amberwave Systems Corporation | Tri-gate field-effect transistors formed by aspect ratio trapping |
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9831342B2 (en) | 2013-07-29 | 2017-11-28 | Stmicroelectronics | Method to induce strain in 3-D microfabricated structures |
US11569384B2 (en) | 2013-07-29 | 2023-01-31 | Stmicroelectronics, Inc. | Method to induce strain in 3-D microfabricated structures |
US10847654B2 (en) | 2013-07-29 | 2020-11-24 | Stmicroelectronics, Inc. | Method to induce strain in 3-D microfabricated structures |
US10483393B2 (en) | 2013-07-29 | 2019-11-19 | Stmicroelectronics, Inc. | Method to induce strain in 3-D microfabricated structures |
US10854606B2 (en) | 2013-09-16 | 2020-12-01 | Stmicroelectronics, Inc. | Method to induce strain in finFET channels from an adjacent region |
US11948943B2 (en) | 2013-09-16 | 2024-04-02 | Bell Semiconductor, Llc | Method to induce strain in FINFET channels from an adjacent region |
US11587928B2 (en) | 2013-09-16 | 2023-02-21 | Bell Semiconductor, Llc | Method to induce strain in finFET channels from an adjacent region |
US10043805B2 (en) | 2013-09-16 | 2018-08-07 | Stmicroelectronics, Inc. | Method to induce strain in finFET channels from an adjacent region |
US10515965B2 (en) | 2013-09-16 | 2019-12-24 | Stmicroelectronics, Inc. | Method to induce strain in finFET channels from an adjacent region |
US20150145069A1 (en) * | 2013-11-22 | 2015-05-28 | Qualcomm Incorporated | Silicon germanium finfet formation |
US10418488B2 (en) | 2014-02-21 | 2019-09-17 | Stmicroelectronics, Inc. | Method to form strained channel in thin box SOI structures by elastic strain relaxation of the substrate |
US9768299B2 (en) | 2014-02-21 | 2017-09-19 | Stmicroelectronics Inc. | Method to form strained channel in thin box SOI structures by elastic strain relaxation of the substrate |
US9236474B2 (en) | 2014-02-21 | 2016-01-12 | Stmicroelectronics, Inc. | Method to form strained channel in thin box SOI structures by elastic strain relaxation of the substrate |
US9660081B2 (en) | 2014-02-28 | 2017-05-23 | Stmicroelectronics, Inc. | Method to form localized relaxed substrate by using condensation |
US10068908B2 (en) | 2014-02-28 | 2018-09-04 | Stmicroelectronics, Inc. | Method to form localized relaxed substrate by using condensation |
US9660080B2 (en) | 2014-02-28 | 2017-05-23 | Stmicroelectronics, Inc. | Multi-layer strained channel FinFET |
US9530777B2 (en) | 2014-03-04 | 2016-12-27 | Stmicroelectronics, Inc. | FinFETs of different compositions formed on a same substrate |
US10354927B2 (en) | 2015-08-24 | 2019-07-16 | Stmicroelectronics, Inc. | Co-integration of tensile silicon and compressive silicon germanium |
US11264286B2 (en) | 2015-08-24 | 2022-03-01 | Stmicroelectronics, Inc. | Co-integration of tensile silicon and compressive silicon germanium |
CN106486482A (en) * | 2015-08-24 | 2017-03-08 | 意法半导体公司 | Draftability silicon and the common integration of compressibility SiGe |
US20210159226A1 (en) * | 2015-09-18 | 2021-05-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Enhanced channel strain to reduce contact resistance in nmos fet devices |
US11574907B2 (en) * | 2015-09-18 | 2023-02-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Enhanced channel strain to reduce contact resistance in NMOS FET devices |
US10497797B2 (en) * | 2015-10-26 | 2019-12-03 | United Microelectronics Corp. | Semiconductor structure and manufacturing method thereof |
US20170117414A1 (en) * | 2015-10-26 | 2017-04-27 | United Microelectronics Corp. | Semiconductor structure and manufacturing method thereof |
US9837408B1 (en) | 2016-09-28 | 2017-12-05 | International Business Machines Corporation | Forming strained and unstrained features on a substrate |
US11094823B2 (en) | 2017-01-11 | 2021-08-17 | International Business Machines Corporation | Stress induction in 3D device channel using elastic relaxation of high stress material |
US10020398B1 (en) | 2017-01-11 | 2018-07-10 | International Business Machines Corporation | Stress induction in 3D device channel using elastic relaxation of high stress material |
US10541335B2 (en) | 2017-01-11 | 2020-01-21 | International Business Machines Corporation | Stress induction in 3D device channel using elastic relaxation of high stress material |
WO2018193342A1 (en) * | 2017-04-17 | 2018-10-25 | International Business Machines Corporation | Vertical fet with reduced parasitic capacitance |
US10283504B2 (en) | 2017-04-17 | 2019-05-07 | International Business Machines Corporation | Vertical FET with reduced parasitic capacitance |
GB2577185B (en) * | 2017-04-17 | 2020-11-04 | Ibm | Vertical FET with reduced parasitic capacitance |
GB2577185A (en) * | 2017-04-17 | 2020-03-18 | Ibm | Vertical FET with reduced parasitic capacitance |
Also Published As
Publication number | Publication date |
---|---|
US8952420B1 (en) | 2015-02-10 |
US20210036156A1 (en) | 2021-02-04 |
US9245953B2 (en) | 2016-01-26 |
US9831342B2 (en) | 2017-11-28 |
US11569384B2 (en) | 2023-01-31 |
US10483393B2 (en) | 2019-11-19 |
US20150140760A1 (en) | 2015-05-21 |
US20160172497A1 (en) | 2016-06-16 |
US20230352586A1 (en) | 2023-11-02 |
US20180069121A1 (en) | 2018-03-08 |
US10847654B2 (en) | 2020-11-24 |
US20200020808A1 (en) | 2020-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10847654B2 (en) | Method to induce strain in 3-D microfabricated structures | |
US11587928B2 (en) | Method to induce strain in finFET channels from an adjacent region | |
US10418488B2 (en) | Method to form strained channel in thin box SOI structures by elastic strain relaxation of the substrate | |
US10068908B2 (en) | Method to form localized relaxed substrate by using condensation | |
US8648400B2 (en) | FinFET semiconductor device with germanium (GE) fins | |
US9530777B2 (en) | FinFETs of different compositions formed on a same substrate | |
US9412850B1 (en) | Method of trimming fin structure | |
US9166049B2 (en) | Method to enhance strain in fully isolated finFET structures | |
KR20220085805A (en) | Methods for GAA I/O Formatting by Selective EPI Regrowth | |
US9859426B1 (en) | Semiconductor device including optimized elastic strain buffer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: STMICROELECTRONICS, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LOUBET, NICOLAS;MORIN, PIERRE;REEL/FRAME:030901/0831 Effective date: 20130723 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |