US20160111390A1 - Method for manufacturing electronic devices - Google Patents

Method for manufacturing electronic devices Download PDF

Info

Publication number
US20160111390A1
US20160111390A1 US14/977,211 US201514977211A US2016111390A1 US 20160111390 A1 US20160111390 A1 US 20160111390A1 US 201514977211 A US201514977211 A US 201514977211A US 2016111390 A1 US2016111390 A1 US 2016111390A1
Authority
US
United States
Prior art keywords
conductive
substrate
integrated circuit
conductive strip
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/977,211
Inventor
Federico Giovanni Ziglioli
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
STMicroelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SRL filed Critical STMicroelectronics SRL
Priority to US14/977,211 priority Critical patent/US20160111390A1/en
Publication of US20160111390A1 publication Critical patent/US20160111390A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00222—Integrating an electronic processing unit with a micromechanical structure
    • B81C1/0023—Packaging together an electronic processing unit die and a micromechanical structure die
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01L—MEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
    • G01L19/00—Details of, or accessories for, apparatus for measuring steady or quasi-steady pressure of a fluent medium insofar as such details or accessories are not special to particular types of pressure gauges
    • G01L19/0061—Electrical connection means
    • G01L19/0069—Electrical connection means from the sensor to its support
    • G01L19/0076—Electrical connection means from the sensor to its support using buried connections
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01L—MEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
    • G01L9/00—Measuring steady of quasi-steady pressure of fluid or fluent solid material by electric or magnetic pressure-sensitive elements; Transmitting or indicating the displacement of mechanical pressure-sensitive elements, used to measure the steady or quasi-steady pressure of a fluid or fluent solid material, by electric or magnetic means
    • G01L9/0041—Transmitting or indicating the displacement of flexible diaphragms
    • G01L9/0042—Constructional details associated with semiconductive diaphragm sensors, e.g. etching, or constructional details of non-semiconductive diaphragms
    • G01L9/0044—Constructional details of non-semiconductive diaphragms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0346—Plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05611—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2405—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45025—Plural core members
    • H01L2224/4503—Stacked arrangements
    • H01L2224/45032—Two-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48601—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/48611—Tin (Sn) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48701—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/48711—Tin (Sn) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48801—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/48811—Tin (Sn) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73207—Bump and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/82909—Post-treatment of the connector or the bonding area
    • H01L2224/8293—Reshaping
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85205—Ultrasonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85205—Ultrasonic bonding
    • H01L2224/85207—Thermosonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06568—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1433—Application-specific integrated circuit [ASIC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • An embodiment relates to the field of electronics. More in detail, an embodiment is a method for manufacturing electronic devices, and another embodiment is an electronic device manufactured according to this method.
  • any electronic device includes a semiconductor material chip on which the real electronic components are integrated.
  • the chip is typically encapsulated in a package including an insulating body, for example, in a plastic material, to be isolated and protected from the external environment.
  • a single package may also be used to encapsulate more than one chip.
  • the package includes conductive pins exposed from the insulating body, which pins are coupled to corresponding conductive terminals, known as contact pads, of the chip. The pins act as electrical interfacing elements between the chip and the external environment.
  • a typical industrial process for the production of chips provides for manufacturing a plurality of chips at the same time by means of a series of manufacturing operations on a semiconductor material wafer. Once formed, the chips are separated from the wafer by cutting the latter along scribe lines located between adjacent chips in the wafer. Similar considerations apply if instead of performing manufacturing operations on a single wafer, these operations are performed on a wafer sub-unit, or on a rebuilt-wafer, i.e., a plurality of chips glued on a temporary substrate.
  • connection between the contact pads of the chips and pins exposed from the insulating body, as well as the type of the packages, depend on the application area of the electronic device.
  • a typical industrial process for manufacturing electronic devices also provides that a high number of chips are encapsulated at the same time in corresponding packages through the execution of the following sequence of operations.
  • the first operation provides for using a common support structure (leadframe) in conductive material, for example copper, including for each electronic device to be assembled a corresponding support cell including a support substrate for the chip and junction sacrificial portions surrounding the support substrate.
  • Pin blocks (precursors of pins in the electronic devices) extend from the junction sacrificial portions towards the support substrate.
  • the support substrates, the junction sacrificial portions, and the pin blocks of all the electronic devices are coupled to each other to form a single body (leadframe).
  • each support substrate of the support structure is coupled to a respective semiconductor material chip.
  • This operation is called in jargon “die attach”.
  • this phase typically involves the use of epoxy glue.
  • each chip is then electrically coupled to the ends of corresponding pin blocks in the support structure, for example, by means of wires having a circular cross section or interconnecting straps made of conductive material and having a rectangular cross section. In jargon, this operation is called “wire bonding”.
  • the next operation provides for encapsulating the chips in insulating bodies; such operation can be performed, for example, through injection molding of plastic material onto the support structure. This operation is called in jargon “molding operation”.
  • the next operation provides for separating the electronic devices from the support structure by cutting the pin blocks along a section plane.
  • the electronic device has a plurality of pins exposed from the insulating body obtained from the pin blocks.
  • each pin is a portion of a respective pin block of the support structure obtained as a result of the sectioning carried out during the cropping.
  • the resulting pins may protrude, or not, from the resulting insulating body (in the second case, the pins are simply surfaces exposed from the insulating body).
  • LGA Land Grid Array
  • QFN Quad-Flat No-leads
  • the electronic device is now ready to be mounted on a Printed Circuit Board (PCB).
  • PCB Printed Circuit Board
  • the pins are coupled by means of solder pastes to corresponding conductive tracks of the printed circuit board by means of a slight pressure, and are then welded on the same by melting the solder paste.
  • soldering material for example tin
  • an electronic device of Pin Grid Array (PGA) type has pins that protrude from the lower (mounting) face of the insulating body; electronic devices of this type are mounted on printed circuit boards by inserting the pins in through holes or sockets made on the printed circuit board.
  • PGA Pin Grid Array
  • An electronic device of the Ball Grid Array (BGA) type instead uses a grid of solder balls located on the lower face of the insulating body as a means of electrical connection between the chip and the exterior of the package.
  • the solder balls include welding material, and are coupled to a substrate included in the insulating body.
  • the chip may be electrically coupled to the substrate by wire bonding, or with techniques such as the one of the flip-chip type.
  • the wires that couple the contact pads of the chip to the pins of the package are not capable of handling currents that are too high, due to their substantially reduced cross section (typically, a few tens of micrometers ( ⁇ m)), Consequently, these devices are illsuited for power applications. Furthermore, the wires typically cannot be used to provide power-supply voltages to the supply pads of the chip.
  • An embodiment relates to a method for the production of integrated devices, the embodiment not suffering from the drawbacks mentioned above.
  • An example of said method includes the following phases:
  • each chip includes respective integrated electronic components and respective contact pads facing the main surface; said contact pads are electrically coupled to the integrated electronic components;
  • a further embodiment relates to an electronic device.
  • FIGS. 1A-1C are cross-sectional views of a portion of a semiconductor material wafer during some phases of a method in accordance with an embodiment
  • FIG. 2A is a cross-sectional view of an electronic device manufactured by following the phases of the method of FIGS. 1A-1C , according to an embodiment.
  • FIG. 2B is a view of a detail of the device of FIG. 2A , according to an embodiment.
  • FIGS. 3A-3C are cross-sectional views of a portion of a semiconductor material wafer during some phases of a method in accordance with another embodiment.
  • FIG. 3D is a cross-sectional view of an electronic device manufactured by following the phases of the method of FIGS. 3A-3C , according to an embodiment.
  • FIGS. 4-6 are cross-sectional views of electronic devices in accordance with embodiments.
  • FIGS. 7 and 8 are cross-sectional views of electronic devices including micro-electro-mechanical systems in accordance with embodiments.
  • FIGS. 9A-9C are cross-sectional views of a portion of a semiconductor material wafer during some phases of a method in accordance with another embodiment.
  • FIG. 9D is a cross-sectional view of an electronic device manufactured by following the phases of the method of FIGS. 9A-9C , according to an embodiment.
  • FIGS. 1A-1C and FIGS. 2A and 2B are cross-sectional views of a portion of a wafer 100 made of semiconductor material (e.g., monocrystalline silicon) during some of the phases of the proposed method, according to an embodiment.
  • FIG. 2A is a cross-sectional view of an electronic device manufactured by following the phases of this proposed method, while FIG. 2B is a view of a detail of the device of FIG. 2A , according to an embodiment.
  • the proposed method firstly provides for performing (standard) process operations for the formation of chips up to the phase preceding the separation of chips from the wafer 100 .
  • such operations include the application of known techniques of epitaxial growth, deposition, ion implantation, photolithography and diffusion on/through a main surface of the wafer 100 , the surface being identified with the reference 115 .
  • conductive strips/ribbons 130 are secured between pairs of contact pads 120 of adjacent chips in the wafer 100 , in such a way that each conductive ribbon 130 has a first end 130 ( 1 ) attached to a contact pad 120 of a chip, a second end 130 ( 2 ) attached to a contact pad 120 of an adjacent chip, and a raised central portion 130 ( 3 ) that extends away from the main surface 115 of the wafer 100 .
  • first end 130 ( 1 ) attached to a contact pad 120 of a chip
  • second end 130 ( 2 ) attached to a contact pad 120 of an adjacent chip
  • a raised central portion 130 ( 3 ) that extends away from the main surface 115 of the wafer 100 .
  • a first conductive ribbon 130 has a first end 130 ( 1 ) that is attached to a contact pad 120 of the chip 110 ( 1 ) and a second end 130 ( 2 ) that is attached to a contact pad 120 of the chip 110 ( 2 ), while a second conductive ribbon 130 has a first end 130 ( 1 ) attached to a contact pad 120 of the chip 110 ( 2 ) and a second end 130 ( 2 ) attached to a contact pad 120 of the chip 110 ( 3 ).
  • the conductive ribbons 130 are made of metallic material, such as aluminium, gold, or copper.
  • the size of the conductive strips 130 depends on the amount of current intended to be delivered to/from the electronic components integrated in the chips 110 (i) through the contact pads 120 , which in turn depends on the use to which such chips 110 (i) are intended.
  • a conductive ribbon 130 having a thickness (along the direction approximately perpendicular to the main surface 115 ) between one or two tens and hundreds of ⁇ m, for example between 70 and 100 ⁇ m, and a width (along the direction perpendicular to the surface of the sheet of FIGS.
  • 1A-1B equal to a few hundreds of ⁇ m, for example between 200 ⁇ m and a millimetre (mm), is adapted to handle currents of the order of up to tens of Amperes (A).
  • a ribbon having a thickness of 100 ⁇ m and a width of 1 mm is capable of supporting current values equal to about 80-90 A.
  • the attaching of the ends 130 ( 1 ), 130 ( 2 ) of the conductive ribbons 130 to the contact pads 120 may be made according to any conventional attaching technique, for example, by applying a combination of heat, pressure, and ultrasonic energy.
  • each conductive ribbon 130 is such that, once the ends 130 ( 1 ), 130 ( 2 ) are attached to the corresponding contact pads 120 , the conductive ribbon 130 forms a wave, with the central portion 130 ( 3 ) that is raised with respect to the main surface 115 , so as to leave a free space between the central portion 130 ( 3 ) and the main surface 115 .
  • the next phase of the method provides that the wafer 100 is subjected to a molding operation, direct to cover both the main surface 115 of the wafer 100 and the conductive ribbons 130 with a layer of plastic material 140 , or another suitable material.
  • This operation may, for example, provide for an injection molding of plastic material directly executed on the wafer 100 .
  • the free spaces between the central portion 130 ( 3 ) and the main surface 115 are also filled with the deposed plastic material 140 .
  • the exposed surface 145 of the layer of plastic material 140 just deposed is subjected to a lapping operation (e.g., chemical-mechanical polishing (CMP)), for example by means of grinding, so as to remove a part of plastic material from the layer sufficient to expose at least the central portion 130 ( 3 ) of the conductive ribbons 130 .
  • CMP chemical-mechanical polishing
  • the lapping is made to continue beyond the highest surface of the central portions 130 ( 3 ) to remove at least a corresponding part of the central portions 130 ( 3 ) of the conductive ribbons. As shown in FIG.
  • the exposed surface of the layer of plastic material 140 —identified with the reference 150 —resulting from the lapping operation is a flat surface, approximately parallel to the main surface 115 of the wafer 100 , which exposes conductive surfaces 160 , which are substantially rectangular in a plane approximately parallel to the surface 150 , and which are obtained by the lapping of the central portions 130 ( 3 ) of the conductive ribbons 130 .
  • the wafer 100 is then sectioned along section planes 170 approximately perpendicular to the surfaces 150 and 115 and passing through the conductive surfaces 160 , so as to separate the chips 110 (i).
  • FIG. 2A is a cross-sectional view of an electronic device 180 obtained by the method just described in conjunction with FIGS. 1A-1C .
  • the electronic device 180 includes a semiconductor material chip 110 (i), an insulating body formed by the layer of plastic material 140 , and conductive pins 190 exposed from the insulating body and coupled to corresponding contact pads 120 of the chip 110 (i).
  • Each pin 190 includes a contact portion 192 enclosed in the insulating body and coupled to the contact pad 120 , and an end portion 194 exposed from the insulating body.
  • the contact portion 192 includes one of the two ends 130 ( 1 ), 130 ( 2 ) of the conductive ribbon 130 , which originated the pin 190 , while the end portion 194 includes a part of central portion 130 ( 3 ) of the conductive ribbon 130 .
  • the end portion 194 includes a first exposed contact surface 196 approximately parallel to the surface 150 , and a second exposed contact surface 198 approximately perpendicular to the first contact surface 196 .
  • the first contact surface 196 is a fraction of one of the conductive surfaces 160 obtained as a result of the lapping operation, while the second contact surface 198 corresponds to the part of the central portion 130 ( 3 ) of the conductive ribbon 130 which is exposed by the insulating body following the sectioning of the wafer 100 along the section planes 170 .
  • the electronic device 180 may then be mounted on a printed circuit board (not shown) in a simple and effective way, by turning the surface 150 toward the board and soldering the exposed parts of the terminal portions 194 of the pins 190 —in particular, at least the first contact surfaces 196 —to corresponding contact elements on the board.
  • the second contact surfaces 198 that appear to be approximately perpendicular to the surface of the printed circuit board once the electronic device 180 is mounted on it, may be advantageously exploited to carry out conventional welding verifications in a simple and efficient way.
  • the electronic device 180 has been produced without the use of any additional common support structure (lead frame), it being sufficient to exploit the particular configuration in which the conductive strips 130 are embedded in the insulating body. This may allow a considerable reduction in the overall size of the electronic device 180 .
  • the pins 190 obtained with the described method possess all the advantageous characteristics of the conductive ribbons. Thanks to their not-negligible cross sections, the pins 190 are able to handle high currents, and are, therefore, adapted to be used in power applications and/or to manage supply voltages.
  • each conductive ribbon 130 instead of attaching the two ends 130 ( 1 ) and 130 ( 2 ) of each conductive ribbon 130 to two respective contact pads 120 (belonging to two different chips 110 (i)), only one of the two ends of the conductive ribbon 130 is coupled (welded) to a contact pad 120 , while the other end is left free; in this case, once the wafer 100 has been sectioned in correspondence of the conductive surfaces 160 , the part of the wafer including the unattached end of the ribbon is discarded.
  • the wafer 100 may be sectioned along section planes that do not intercept the conductive ribbons 130 ; in this case, each conductive surface 160 may act as a contact pad for the device 180 .
  • the conductive ribbons 130 are dual-layer, with a lower layer (facing the surface 115 of the chip) in aluminium, gold, or silver, and an upper layer (facing the opposite direction) in copper.
  • the resulting resistance of the pins 190 may be further decreased, and the surfaces of the pins 190 exposed from the layer of plastic material 140 appear to have similar physical characteristics to those of the pins obtained by means of standard procedures that use common support structures (leadframe).
  • the exposed surfaces of the pins 190 are coated with a welding material (for example tin).
  • a welding material for example tin
  • the method provides carrying out a partial incision at each exposed conductive surface 160 , forming cavities 300 that vertically cross the central portions 130 ( 3 ) of the conductive ribbons 130 and part of the underlying layer of plastic material 150 , but without reaching the surface 115 of the wafer 100 .
  • This partial etching may, for example, be done by exploiting a blade or laser ablation.
  • each filler structure 310 has substantially a “T” shape, with a vertical portion which extends approximately perpendicularly to the surface 150 , filling the corresponding cavity 300 , and a horizontal portion which extends parallel to the surface 150 covering the conductive surface 160 where it is localized about cavity 300 .
  • the wafer 100 is then sectioned along section planes 370 approximately perpendicular to the surfaces 150 and 115 and passing through the filler structures 310 , in particular along the axis of symmetry of the vertical portions of them, so as to separate the chips 110 (i).
  • the resulting electronic devices 180 one of which is illustrated in FIG. 3D , have consequently conductive pins 190 with end portions 194 having both the first contact surface 196 and the second contact surface 198 partially or fully covered by a layer of welding material 380 , obtained by halving the filler structures 310 as described above.
  • the method just described may also be used to produce electronic devices including more than one chip.
  • the layer of plastic material 140 also covers a second chip 410 on which are integrated electronic components (not shown).
  • the second chip 410 is attached on the surface 115 of the chip 110 (i) using standard methods, such as using glues or by means of Die Attach Film (DAF), and is electrically coupled to contact pads 420 of the chip 110 (i) by means of conductive wires 430 (wire bonding).
  • the contact pads 420 for the coupling of the conductive wires 430 may be coupled to the contact pads 120 for the coupling of the conductive ribbons 130 by means of strips of conductive material formed directly on the surface of chip 110 (i).
  • a third chip 500 is disposed on and attached to the second chip 410 , for example by a flip-chip technique using solder balls.
  • conductive ribbons 630 are arranged with a first end 630 ( 1 ) attached to a contact pad of the chip 110 (i), a second end 630 ( 2 ) attached to a contact pad of the second chip 410 , and a central portion 630 ( 3 ) with a conductive surface 660 exposed from the surface 150 of the layer of plastic material 140 and which acts as a pin for the electronic device.
  • the proposed method is suitable to be used also for the manufacture of electronic devices including Micro-Electra-Mechanical Systems (MEMS), such as the electronic device 700 shown in FIG. 7 , including a cavity 710 within which a MEMS chip 720 , or the electronic device 800 shown in FIG. 8 , further including another chip 810 attached above the cavity 710 .
  • MEMS Micro-Electra-Mechanical Systems
  • the electronic device may be advantageously used as a pressure sensor.
  • the pins of the electronic device 180 are obtained from the central portions of the conductive ribbons.
  • the pins 190 have the end portion 194 that includes a part of the central portion 130 ( 3 ) of the conductive ribbon 130
  • the pins include a conductive surface 660 resulting from the central portion 630 ( 3 ) of the conductive ribbons 630 .
  • the pins of the electronic device 180 are obtained using portions of the ribbons different from the raised central portions.
  • conductive ribbons 930 are arranged on the wafer 100 according to a wavy configuration, so as to present a succession of alternating ridges 930 ( 1 ) and depressions 930 ( 2 ).
  • each depression 930 ( 2 ) is attached to a corresponding contact pad of a chip 110 (i).
  • each ridge 930 ( 1 ) of the conductive ribbon 930 is raised with respect to the main surface 115 of the wafer 100 , forming a corresponding free space.
  • the wafer 100 is subjected to a molding operation, directed to cover both the main surface 115 of the wafer 100 and the conductive ribbons 930 with a layer of plastic material 140 , also filling the free spaces between the ridges 930 ( 1 ) and the main surface 115 .
  • the exposed surface 145 of the layer of plastic material 140 just deposed is then subjected to a lapping operation, so as to remove a part of the plastic material from the layer and the ridges 930 ( 1 ) of the conductive ribbons 930 , so that each depression 930 ( 2 ) turns out to be separated from the other depressions 930 ( 2 ) of the same ribbon.
  • the lapping is made to continue further up to remove at least a corresponding part of each depression 930 ( 2 ) of the conductive ribbons 930 . As shown in FIG.
  • the exposed surface 150 of the layer of plastic material 140 resulting from the lapping operation is a flat surface, approximately parallel to the main surface 115 of the wafer 100 , which exposes conductive surfaces 960 substantially rectangular obtained by lapping the depressions 930 ( 2 ) of the conductive ribbons 930 .
  • the wafer 100 is then sectioned along section planes 970 approximately perpendicular to the surfaces 150 and 115 , so as to separate the chips 110 (i).
  • FIG. 9D is a sectional view of an electronic device 980 obtained by the method phases illustrated in FIGS. 9A-9C .
  • the electronic device 180 includes a semiconductor material chip 110 (i), an insulating body formed by the layer of plastic material 140 , and conductive pins 990 exposed from the insulating body and coupled to corresponding contact pads 120 of the chip 110 (i).
  • Each pin 990 includes the remaining portions of the depressions 930 ( 2 ) of the conductive ribbon 930 as a result of the lapping operation, and the conductive surfaces 960 .
  • the number, shape and/or arrangement of the pins of the electronic devices may be different from those used in the description.
  • the same argument can be applied to the insulating body, which may have a different form from that described.
  • an integrated circuit may be coupled to one or more other integrated circuits to form a system such as a smartphone, laptop computer, pad computer, or desktop computer, where at least one of the integrated circuits is a computing circuit such as a microprocessor or a microcontroller.
  • the integrated circuits may be disposed on a single integrated-circuit die to form a system on a chip (SOC), or may be disposed among multiple integrated-circuit dies.
  • SOC system on a chip

Abstract

An embodiment for manufacturing electronic devices is proposed. The embodiment includes the following phases: a) forming a plurality of chips in a semiconductor material wafer including a main surface; each chip includes respective integrated electronic components and respective contact pads facing the main surface; said contact pads are electrically coupled to the integrated electronic components; b) attaching at least one conductive ribbon to at least one contact pad of each chip; c) covering the main surface of the semiconductor material wafer and the at least one conductive ribbon with a layer of plastic material; d) lapping an exposed surface of the layer of plastic material to remove a portion of the plastic material layer at least to uncover portions of the at least one conductive ribbon, and e) sectioning the semiconductor material wafer to separate the chips.

Description

    PRIORITY CLAIM
  • The instant application claims priority to Italian Patent Application No. M12013A000473, filed 28 Mar. 2013, which application is incorporated herein by reference in its entirety.
    • SUMMARY
  • An embodiment relates to the field of electronics. More in detail, an embodiment is a method for manufacturing electronic devices, and another embodiment is an electronic device manufactured according to this method.
  • In general, any electronic device includes a semiconductor material chip on which the real electronic components are integrated. The chip is typically encapsulated in a package including an insulating body, for example, in a plastic material, to be isolated and protected from the external environment. A single package may also be used to encapsulate more than one chip. The package includes conductive pins exposed from the insulating body, which pins are coupled to corresponding conductive terminals, known as contact pads, of the chip. The pins act as electrical interfacing elements between the chip and the external environment.
  • A typical industrial process for the production of chips provides for manufacturing a plurality of chips at the same time by means of a series of manufacturing operations on a semiconductor material wafer. Once formed, the chips are separated from the wafer by cutting the latter along scribe lines located between adjacent chips in the wafer. Similar considerations apply if instead of performing manufacturing operations on a single wafer, these operations are performed on a wafer sub-unit, or on a rebuilt-wafer, i.e., a plurality of chips glued on a temporary substrate.
  • The type of connection between the contact pads of the chips and pins exposed from the insulating body, as well as the type of the packages, depend on the application area of the electronic device.
  • A typical industrial process for manufacturing electronic devices also provides that a high number of chips are encapsulated at the same time in corresponding packages through the execution of the following sequence of operations.
  • +Making, for example, reference to a Surface-Mounting Technology (SMT) electronic device, the first operation provides for using a common support structure (leadframe) in conductive material, for example copper, including for each electronic device to be assembled a corresponding support cell including a support substrate for the chip and junction sacrificial portions surrounding the support substrate. Pin blocks (precursors of pins in the electronic devices) extend from the junction sacrificial portions towards the support substrate. In the support structure, the support substrates, the junction sacrificial portions, and the pin blocks of all the electronic devices are coupled to each other to form a single body (leadframe).
  • The next operation requires that each support substrate of the support structure is coupled to a respective semiconductor material chip. This operation is called in jargon “die attach”. For example, in the case of electronic devices for signal applications, this phase typically involves the use of epoxy glue.
  • The contact pads of each chip are then electrically coupled to the ends of corresponding pin blocks in the support structure, for example, by means of wires having a circular cross section or interconnecting straps made of conductive material and having a rectangular cross section. In jargon, this operation is called “wire bonding”.
  • The next operation provides for encapsulating the chips in insulating bodies; such operation can be performed, for example, through injection molding of plastic material onto the support structure. This operation is called in jargon “molding operation”.
  • The next operation, called in jargon “cropping operation”, provides for separating the electronic devices from the support structure by cutting the pin blocks along a section plane. In this way, the electronic device has a plurality of pins exposed from the insulating body obtained from the pin blocks. In particular, each pin is a portion of a respective pin block of the support structure obtained as a result of the sectioning carried out during the cropping. Depending on the position of the section planes with respect to the insulating body, the resulting pins may protrude, or not, from the resulting insulating body (in the second case, the pins are simply surfaces exposed from the insulating body). In the case where the electronic device includes Land Grid Array (LGA) or Quad-Flat No-leads (QFN) packages, this operation is called in jargon “sawing operation”, and provides for a real cut made by means of a blade.
  • The electronic device is now ready to be mounted on a Printed Circuit Board (PCB). For example, the pins are coupled by means of solder pastes to corresponding conductive tracks of the printed circuit board by means of a slight pressure, and are then welded on the same by melting the solder paste.
  • In the case of pins protruding from the insulating body, it is known to cover the exposed portions of the pin blocks with a soldering material (for example tin) before performing the cropping operation.
  • Further types of electronic devices are known.
  • For example, an electronic device of Pin Grid Array (PGA) type has pins that protrude from the lower (mounting) face of the insulating body; electronic devices of this type are mounted on printed circuit boards by inserting the pins in through holes or sockets made on the printed circuit board.
  • An electronic device of the Ball Grid Array (BGA) type instead uses a grid of solder balls located on the lower face of the insulating body as a means of electrical connection between the chip and the exterior of the package. The solder balls include welding material, and are coupled to a substrate included in the insulating body. The chip may be electrically coupled to the substrate by wire bonding, or with techniques such as the one of the flip-chip type.
  • In electronic devices assembled by means of wire bonding, the wires that couple the contact pads of the chip to the pins of the package are not capable of handling currents that are too high, due to their substantially reduced cross section (typically, a few tens of micrometers (μm)), Consequently, these devices are illsuited for power applications. Furthermore, the wires typically cannot be used to provide power-supply voltages to the supply pads of the chip.
  • To solve these drawbacks, it is known to couple each contact pad of the chip intended to receive/deliver high amounts of current and/or receive a supply voltage to the corresponding pin by a plurality of wires in parallel, this combination of wires having a larger effective cross-section than a single wire. However, a solution of this type may have the disadvantage of greatly increasing the costs of the wire bonding operation, thereby increasing the overall manufacturing costs,
  • On this regard, solutions were studied to replace the wires with conductive ribbons (in jargon, “ribbon bonding”), for example made of aluminium. Such ribbons have a cross section corresponding to different wires (e.g., a hundred μm). However, a solution of this type may have the disadvantage that the common support structure (leadframe) used during the manufacturing process of the electronic device must exhibit pin blocks wide enough to allow coupling with the ribbons. Consequently, the overall size of the electronic device increases significantly.
  • An embodiment relates to a method for the production of integrated devices, the embodiment not suffering from the drawbacks mentioned above.
  • An example of said method includes the following phases:
  • a) forming a plurality of chips in a semiconductor material wafer including a main surface; each chip includes respective integrated electronic components and respective contact pads facing the main surface; said contact pads are electrically coupled to the integrated electronic components;
  • b) attaching at least one conductive ribbon to at least one contact pad of each chip;
  • c) covering the main surface of the semiconductor material wafer and the at least one conductive ribbon with a layer of plastic material;
  • d) lapping an exposed surface of the plastic material layer to remove a portion of the layer of plastic material at least to uncover portions of the at least one conductive ribbon, and
  • e) sectioning the semiconductor material wafer to separate the chips.
  • A further embodiment relates to an electronic device.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • One or more embodiments, as well as additional features and advantages, will be best understood by reference to the following detailed description, given purely by way of indicative and non-limiting example, to be read in conjunction with the accompanying figures (in which corresponding elements are indicated with the same or similar references and their explanation is not repeated for brevity). In this respect, it is expressly understood that the figures are not necessarily to scale (with some details that may be exaggerated and/or simplified) and that, unless otherwise indicated, they are simply used to conceptually illustrate the structures and procedures described.
  • FIGS. 1A-1C are cross-sectional views of a portion of a semiconductor material wafer during some phases of a method in accordance with an embodiment,
  • FIG. 2A is a cross-sectional view of an electronic device manufactured by following the phases of the method of FIGS. 1A-1C, according to an embodiment.
  • FIG. 2B is a view of a detail of the device of FIG. 2A, according to an embodiment.
  • FIGS. 3A-3C are cross-sectional views of a portion of a semiconductor material wafer during some phases of a method in accordance with another embodiment.
  • FIG. 3D is a cross-sectional view of an electronic device manufactured by following the phases of the method of FIGS. 3A-3C, according to an embodiment.
  • FIGS. 4-6 are cross-sectional views of electronic devices in accordance with embodiments.
  • FIGS. 7 and 8 are cross-sectional views of electronic devices including micro-electro-mechanical systems in accordance with embodiments.
  • FIGS. 9A-9C are cross-sectional views of a portion of a semiconductor material wafer during some phases of a method in accordance with another embodiment.
  • FIG. 9D is a cross-sectional view of an electronic device manufactured by following the phases of the method of FIGS. 9A-9C, according to an embodiment.
    •  DETAILED DESCRIPTION
  • There will now be described in detail main phases of a method for the manufacturing of electronic devices in accordance with various embodiments.
  • A first embodiment is illustrated in FIGS. 1A-1C and FIGS. 2A and 2B. FIGS. 1A-1C are cross-sectional views of a portion of a wafer 100 made of semiconductor material (e.g., monocrystalline silicon) during some of the phases of the proposed method, according to an embodiment. FIG. 2A is a cross-sectional view of an electronic device manufactured by following the phases of this proposed method, while FIG. 2B is a view of a detail of the device of FIG. 2A, according to an embodiment.
  • The proposed method firstly provides for performing (standard) process operations for the formation of chips up to the phase preceding the separation of chips from the wafer 100. As is well known to experts in the field, such operations include the application of known techniques of epitaxial growth, deposition, ion implantation, photolithography and diffusion on/through a main surface of the wafer 100, the surface being identified with the reference 115. FIG. 1A is a very simplified cross-sectional view of a portion of the wafer 100 manufactured up to the phase preceding the separation of chips, in which three adjacent chips 110(i) (i=1, 2, 3) are visible, Each chip 110(i) includes one or more integrated electronic components (not shown), and one or more contact pads 120 electrically coupled to the integrated electronic components.
  • At this point, according to an embodiment, conductive strips/ribbons 130 are secured between pairs of contact pads 120 of adjacent chips in the wafer 100, in such a way that each conductive ribbon 130 has a first end 130(1) attached to a contact pad 120 of a chip, a second end 130(2) attached to a contact pad 120 of an adjacent chip, and a raised central portion 130(3) that extends away from the main surface 115 of the wafer 100. In the example illustrated in FIG. 1A, a first conductive ribbon 130 has a first end 130(1) that is attached to a contact pad 120 of the chip 110(1) and a second end 130(2) that is attached to a contact pad 120 of the chip 110(2), while a second conductive ribbon 130 has a first end 130(1) attached to a contact pad 120 of the chip 110(2) and a second end 130(2) attached to a contact pad 120 of the chip 110(3).
  • According to an embodiment, the conductive ribbons 130 are made of metallic material, such as aluminium, gold, or copper. The size of the conductive strips 130 depends on the amount of current intended to be delivered to/from the electronic components integrated in the chips 110(i) through the contact pads 120, which in turn depends on the use to which such chips 110(i) are intended. For example, a conductive ribbon 130 having a thickness (along the direction approximately perpendicular to the main surface 115) between one or two tens and hundreds of μm, for example between 70 and 100 μm, and a width (along the direction perpendicular to the surface of the sheet of FIGS. 1A-1B) equal to a few hundreds of μm, for example between 200 μm and a millimetre (mm), is adapted to handle currents of the order of up to tens of Amperes (A). For example, a ribbon having a thickness of 100 μm and a width of 1 mm is capable of supporting current values equal to about 80-90 A.
  • The attaching of the ends 130(1), 130(2) of the conductive ribbons 130 to the contact pads 120 may be made according to any conventional attaching technique, for example, by applying a combination of heat, pressure, and ultrasonic energy.
  • The length of each conductive ribbon 130 is such that, once the ends 130(1), 130(2) are attached to the corresponding contact pads 120, the conductive ribbon 130 forms a wave, with the central portion 130(3) that is raised with respect to the main surface 115, so as to leave a free space between the central portion 130(3) and the main surface 115.
  • The next phase of the method, illustrated in FIG. 1B, provides that the wafer 100 is subjected to a molding operation, direct to cover both the main surface 115 of the wafer 100 and the conductive ribbons 130 with a layer of plastic material 140, or another suitable material. This operation may, for example, provide for an injection molding of plastic material directly executed on the wafer 100. During this phase, the free spaces between the central portion 130(3) and the main surface 115 are also filled with the deposed plastic material 140.
  • At this point, the exposed surface 145 of the layer of plastic material 140 just deposed is subjected to a lapping operation (e.g., chemical-mechanical polishing (CMP)), for example by means of grinding, so as to remove a part of plastic material from the layer sufficient to expose at least the central portion 130(3) of the conductive ribbons 130. For example, the lapping is made to continue beyond the highest surface of the central portions 130(3) to remove at least a corresponding part of the central portions 130(3) of the conductive ribbons. As shown in FIG. 1C, the exposed surface of the layer of plastic material 140—identified with the reference 150—resulting from the lapping operation is a flat surface, approximately parallel to the main surface 115 of the wafer 100, which exposes conductive surfaces 160, which are substantially rectangular in a plane approximately parallel to the surface 150, and which are obtained by the lapping of the central portions 130(3) of the conductive ribbons 130.
  • The wafer 100 is then sectioned along section planes 170 approximately perpendicular to the surfaces 150 and 115 and passing through the conductive surfaces 160, so as to separate the chips 110(i).
  • FIG. 2A is a cross-sectional view of an electronic device 180 obtained by the method just described in conjunction with FIGS. 1A-1C. The electronic device 180 includes a semiconductor material chip 110(i), an insulating body formed by the layer of plastic material 140, and conductive pins 190 exposed from the insulating body and coupled to corresponding contact pads 120 of the chip 110(i). Each pin 190 includes a contact portion 192 enclosed in the insulating body and coupled to the contact pad 120, and an end portion 194 exposed from the insulating body. The contact portion 192 includes one of the two ends 130(1), 130(2) of the conductive ribbon 130, which originated the pin 190, while the end portion 194 includes a part of central portion 130(3) of the conductive ribbon 130. Referring to FIG. 2B, the end portion 194 includes a first exposed contact surface 196 approximately parallel to the surface 150, and a second exposed contact surface 198 approximately perpendicular to the first contact surface 196. The first contact surface 196 is a fraction of one of the conductive surfaces 160 obtained as a result of the lapping operation, while the second contact surface 198 corresponds to the part of the central portion 130(3) of the conductive ribbon 130 which is exposed by the insulating body following the sectioning of the wafer 100 along the section planes 170.
  • The electronic device 180 may then be mounted on a printed circuit board (not shown) in a simple and effective way, by turning the surface 150 toward the board and soldering the exposed parts of the terminal portions 194 of the pins 190—in particular, at least the first contact surfaces 196—to corresponding contact elements on the board. The second contact surfaces 198 that appear to be approximately perpendicular to the surface of the printed circuit board once the electronic device 180 is mounted on it, may be advantageously exploited to carry out conventional welding verifications in a simple and efficient way.
  • Thanks to the proposed method, the electronic device 180 has been produced without the use of any additional common support structure (lead frame), it being sufficient to exploit the particular configuration in which the conductive strips 130 are embedded in the insulating body. This may allow a considerable reduction in the overall size of the electronic device 180. In an embodiment, the pins 190 obtained with the described method possess all the advantageous characteristics of the conductive ribbons. Thanks to their not-negligible cross sections, the pins 190 are able to handle high currents, and are, therefore, adapted to be used in power applications and/or to manage supply voltages.
  • In accordance with a further embodiment (not shown in the figures), instead of attaching the two ends 130(1) and 130(2) of each conductive ribbon 130 to two respective contact pads 120 (belonging to two different chips 110(i)), only one of the two ends of the conductive ribbon 130 is coupled (welded) to a contact pad 120, while the other end is left free; in this case, once the wafer 100 has been sectioned in correspondence of the conductive surfaces 160, the part of the wafer including the unattached end of the ribbon is discarded. Alternatively, the wafer 100 may be sectioned along section planes that do not intercept the conductive ribbons 130; in this case, each conductive surface 160 may act as a contact pad for the device 180.
  • According to an embodiment, the conductive ribbons 130 are dual-layer, with a lower layer (facing the surface 115 of the chip) in aluminium, gold, or silver, and an upper layer (facing the opposite direction) in copper. In this way, the resulting resistance of the pins 190 may be further decreased, and the surfaces of the pins 190 exposed from the layer of plastic material 140 appear to have similar physical characteristics to those of the pins obtained by means of standard procedures that use common support structures (leadframe).
  • In accordance with an embodiment, to improve and make easier the welding of the electronic device 180 on the insulating body, the exposed surfaces of the pins 190 are coated with a welding material (for example tin). In accordance with this embodiment, the method proceeds as previously described up to the lapping phase (situation illustrated in FIG. 1C).
  • At this point, as shown in FIG. 3A, the method provides carrying out a partial incision at each exposed conductive surface 160, forming cavities 300 that vertically cross the central portions 130(3) of the conductive ribbons 130 and part of the underlying layer of plastic material 150, but without reaching the surface 115 of the wafer 100. This partial etching may, for example, be done by exploiting a blade or laser ablation.
  • In the next phase, illustrated in FIG. 3B, welding material is selectively deposited (for example, by plating) on the surface 150 in correspondence of the cavities 300 so as to form filler structures 310. Each filler structure 310 has substantially a “T” shape, with a vertical portion which extends approximately perpendicularly to the surface 150, filling the corresponding cavity 300, and a horizontal portion which extends parallel to the surface 150 covering the conductive surface 160 where it is localized about cavity 300.
  • As illustrated in FIG. 3C, the wafer 100 is then sectioned along section planes 370 approximately perpendicular to the surfaces 150 and 115 and passing through the filler structures 310, in particular along the axis of symmetry of the vertical portions of them, so as to separate the chips 110 (i).
  • The resulting electronic devices 180, one of which is illustrated in FIG. 3D, have consequently conductive pins 190 with end portions 194 having both the first contact surface 196 and the second contact surface 198 partially or fully covered by a layer of welding material 380, obtained by halving the filler structures 310 as described above.
  • The method just described may also be used to produce electronic devices including more than one chip.
  • For example, according to an embodiment illustrated in FIG. 4, the layer of plastic material 140 also covers a second chip 410 on which are integrated electronic components (not shown). The second chip 410 is attached on the surface 115 of the chip 110(i) using standard methods, such as using glues or by means of Die Attach Film (DAF), and is electrically coupled to contact pads 420 of the chip 110(i) by means of conductive wires 430 (wire bonding). According to an embodiment (not shown), the contact pads 420 for the coupling of the conductive wires 430 may be coupled to the contact pads 120 for the coupling of the conductive ribbons 130 by means of strips of conductive material formed directly on the surface of chip 110(i).
  • In accordance with a further embodiment illustrated in FIG. 5, a third chip 500 is disposed on and attached to the second chip 410, for example by a flip-chip technique using solder balls.
  • In accordance with an embodiment illustrated in FIG. 6, in which a second chip 410 is attached on the surface 115 of the chip 110(i), conductive ribbons 630 are arranged with a first end 630(1) attached to a contact pad of the chip 110(i), a second end 630(2) attached to a contact pad of the second chip 410, and a central portion 630(3) with a conductive surface 660 exposed from the surface 150 of the layer of plastic material 140 and which acts as a pin for the electronic device.
  • The proposed method is suitable to be used also for the manufacture of electronic devices including Micro-Electra-Mechanical Systems (MEMS), such as the electronic device 700 shown in FIG. 7, including a cavity 710 within which a MEMS chip 720, or the electronic device 800 shown in FIG. 8, further including another chip 810 attached above the cavity 710. In the case in which the cavity 710 is at least partially exposed from the layer of plastic material 140, the electronic device may be advantageously used as a pressure sensor.
  • In all embodiments described up to now, the pins of the electronic device 180 are obtained from the central portions of the conductive ribbons. For example, in the embodiment illustrated in FIGS. 2A and 2B, the pins 190 have the end portion 194 that includes a part of the central portion 130(3) of the conductive ribbon 130, while in the embodiment illustrated in FIG. 6, the pins include a conductive surface 660 resulting from the central portion 630(3) of the conductive ribbons 630.
  • In a method illustrated in FIGS. 9A-9C according to an embodiment, which will now be described, the pins of the electronic device 180 are obtained using portions of the ribbons different from the raised central portions.
  • In detail, referring to FIG. 9A, in accordance with an embodiment, conductive ribbons 930 (only one visible in the figure) are arranged on the wafer 100 according to a wavy configuration, so as to present a succession of alternating ridges 930(1) and depressions 930(2). For each conductive ribbon 930, each depression 930(2) is attached to a corresponding contact pad of a chip 110(i). In this way, each ridge 930(1) of the conductive ribbon 930 is raised with respect to the main surface 115 of the wafer 100, forming a corresponding free space.
  • At this point, as shown in FIG. 9B, the wafer 100 is subjected to a molding operation, directed to cover both the main surface 115 of the wafer 100 and the conductive ribbons 930 with a layer of plastic material 140, also filling the free spaces between the ridges 930(1) and the main surface 115.
  • The exposed surface 145 of the layer of plastic material 140 just deposed is then subjected to a lapping operation, so as to remove a part of the plastic material from the layer and the ridges 930(1) of the conductive ribbons 930, so that each depression 930(2) turns out to be separated from the other depressions 930(2) of the same ribbon. For example, the lapping is made to continue further up to remove at least a corresponding part of each depression 930(2) of the conductive ribbons 930. As shown in FIG. 9C, the exposed surface 150 of the layer of plastic material 140 resulting from the lapping operation is a flat surface, approximately parallel to the main surface 115 of the wafer 100, which exposes conductive surfaces 960 substantially rectangular obtained by lapping the depressions 930(2) of the conductive ribbons 930.
  • The wafer 100 is then sectioned along section planes 970 approximately perpendicular to the surfaces 150 and 115, so as to separate the chips 110(i).
  • FIG. 9D is a sectional view of an electronic device 980 obtained by the method phases illustrated in FIGS. 9A-9C. The electronic device 180 includes a semiconductor material chip 110(i), an insulating body formed by the layer of plastic material 140, and conductive pins 990 exposed from the insulating body and coupled to corresponding contact pads 120 of the chip 110(i). Each pin 990 includes the remaining portions of the depressions 930(2) of the conductive ribbon 930 as a result of the lapping operation, and the conductive surfaces 960.
  • Naturally, to satisfy contingent and specific requirements, one may make numerous modifications and variants to the above-described embodiments.
  • For example, the number, shape and/or arrangement of the pins of the electronic devices may be different from those used in the description. The same argument can be applied to the insulating body, which may have a different form from that described.
  • Furthermore, an integrated circuit according to one of the above-described embodiments may be coupled to one or more other integrated circuits to form a system such as a smartphone, laptop computer, pad computer, or desktop computer, where at least one of the integrated circuits is a computing circuit such as a microprocessor or a microcontroller. Moreover, the integrated circuits may be disposed on a single integrated-circuit die to form a system on a chip (SOC), or may be disposed among multiple integrated-circuit dies.
  • From the foregoing it will be appreciated that, although specific embodiments have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the disclosure. Furthermore, where an alternative is disclosed for a particular embodiment, this alternative may also apply to other embodiments even if not specifically stated.

Claims (20)

1. An integrated circuit, comprising:
a substrate having a surface;
a conductive pad disposed adjacent to the surface;
a conductive strip having a first end attached to the pad and having a contact region spaced from the substrate; and
a package covering the conductive pad and disposed between the substrate and the contact region of the conductive strip such that a portion of the contact region is exposed through the package and the portion is approximately parallel to the surface of the substrate.
2. The integrated circuit of claim 1 wherein:
the conductive strip has a second end opposite the first end; and
the contact region is located at the second end of the conductive strip.
3. The integrated circuit of claim 1 wherein:
the conductive strip has a second end opposite the first end, a midportion disposed between, and farther from the substrate than, the first and second ends; and
the contact region is located at the midportion of the conductive strip.
4. The integrated circuit of claim 1 wherein the contact region is located at the first end of the conductive strip.
5. The integrated circuit of claim 1 wherein the contact region includes a conductive material disposed over a portion of the conductive strip.
6. The integrated circuit of claim 1, further comprising:
an edge; and
wherein the contact region of the conductive strip is located at the edge.
7. The integrated circuit of claim 1 wherein the contact region includes:
a first surface approximately parallel to the surface of the substrate; and
a second surface approximately perpendicular to the first surface.
8. The integrated circuit of claim 1, further comprising an electronic component disposed on the substrate and coupled to the pad.
9. The integrated circuit of claim 1, further comprising an integrated-circuit die disposed over the substrate, covered by the package, and coupled to the pad.
10. The integrated circuit of claim 1, further comprising a microelectromechanical device disposed over the substrate, covered by the package, and coupled to the pad.
11. The integrated circuit of claim 1, further comprising:
a die disposed over the substrate, covered by the package, and having a conductive pad;
wherein the conductive strip has a second end opposite the first end and attached to the conductive pad of the die, and has a midportion disposed between, and farther from the substrate than, the first and second ends; and
wherein the contact region is located at the midportion of the conductive strip.
12. A system, comprising:
a first integrated circuit, including
a substrate having a surface,
a conductive pad disposed adjacent to the surface,
a conductive strip having a first end attached to the pad and having a contact region spaced from the substrate, and
a package covering the conductive pad and disposed between the substrate and the contact region of the conductive strip such that a portion of the contact region is exposed through the package and the portion is approximately parallel to the surface of the substrate; and
a second integrated circuit coupled to the first integrated circuit.
13. The system of claim 12 wherein one of the first and second integrated circuits includes a computing circuit.
14. The system of claim 12 wherein the first and second integrated circuits are disposed on a same integrated-circuit die.
15. The system of claim 12 wherein the first and second integrated circuits are disposed on respective integrated-circuit dies.
16. An integrated circuit, comprising:
a first substrate having a surface;
a conductive contact pad disposed adjacent to the surface;
a conductive strip having a contact portion attached to the conductive contact pad and having an end portion spaced from the first substrate; and
a package covering the conductive contact pad and disposed between the first substrate and the end portion of the conductive strip, the end portion including a first exposed contact surface being exposed through the package and the first exposed contact surface being approximately parallel to the surface of the first substrate.
17. The integrated circuit of claim 16, wherein the end portion of the conductive strip further includes a second exposed contact surface exposed through the package with the second exposed contact surface being approximately orthogonal to the first exposed contact surface.
18. The integrated circuit of claim 17, wherein the end portion of the conductive strip further comprises a conductive material disposed over the first and second exposed contact surfaces.
19. The integrated circuit of claim 18, wherein the package further comprises a cavity formed in the package and the substrate further comprises a MEMS device formed in the substrate adjacent the cavity.
20. The integrated circuit of claim 16, wherein the end portion of the conductive strip corresponds to a raised central portion of the conductive strip, and wherein the conductive strip further includes a second contact portion attached to a second conductive contact pad of a second substrate attached to the surface of the first substrate.
US14/977,211 2013-03-28 2015-12-21 Method for manufacturing electronic devices Abandoned US20160111390A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/977,211 US20160111390A1 (en) 2013-03-28 2015-12-21 Method for manufacturing electronic devices

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
IT000473A ITMI20130473A1 (en) 2013-03-28 2013-03-28 METHOD FOR MANUFACTURING ELECTRONIC DEVICES
ITMI2013A000473 2013-03-28
US14/228,370 US9640506B2 (en) 2013-03-28 2014-03-28 Method for manufacturing electronic devices
US14/977,211 US20160111390A1 (en) 2013-03-28 2015-12-21 Method for manufacturing electronic devices

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US14/228,370 Division US9640506B2 (en) 2013-03-28 2014-03-28 Method for manufacturing electronic devices

Publications (1)

Publication Number Publication Date
US20160111390A1 true US20160111390A1 (en) 2016-04-21

Family

ID=48485291

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/228,370 Active 2034-04-09 US9640506B2 (en) 2013-03-28 2014-03-28 Method for manufacturing electronic devices
US14/977,211 Abandoned US20160111390A1 (en) 2013-03-28 2015-12-21 Method for manufacturing electronic devices

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US14/228,370 Active 2034-04-09 US9640506B2 (en) 2013-03-28 2014-03-28 Method for manufacturing electronic devices

Country Status (2)

Country Link
US (2) US9640506B2 (en)
IT (1) ITMI20130473A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11004823B2 (en) * 2018-07-27 2021-05-11 Infineon Technologies Ag Chip assembly and method of manufacturing thereof
DE102017211058B4 (en) 2017-06-29 2023-09-28 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Method for producing an electronic component and electronic component

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106206326B (en) * 2015-05-28 2022-05-13 意法半导体股份有限公司 Method for manufacturing a surface-mount type semiconductor device and corresponding semiconductor device
US20180102287A1 (en) * 2016-10-06 2018-04-12 Nexperia B.V. Leadframe-less surface mount semiconductor device
CN109152207A (en) * 2018-08-24 2019-01-04 武汉佰起科技有限公司 A kind of flexible board and its assembly system of high reliability
CN109068480A (en) * 2018-08-24 2018-12-21 武汉佰起科技有限公司 A kind of flexible board and its assembly system
CN109152205A (en) * 2018-08-24 2019-01-04 武汉佰起科技有限公司 A kind of flexible board being easily assembled circuit board and its assembly system
CN109068481A (en) * 2018-08-24 2018-12-21 武汉佰起科技有限公司 A kind of flexible soft board and its assembling jig facilitating test
CN114792669A (en) * 2022-06-22 2022-07-26 甬矽半导体(宁波)有限公司 Three-dimensional packaging structure, manufacturing method thereof and electronic equipment

Citations (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5872393A (en) * 1995-10-30 1999-02-16 Matsushita Electric Industrial Co., Ltd. RF semiconductor device and a method for manufacturing the same
US6222259B1 (en) * 1998-09-15 2001-04-24 Hyundai Electronics Industries Co., Ltd. Stack package and method of fabricating the same
US20020031902A1 (en) * 2000-03-10 2002-03-14 Pendse Rajendra D. Flip chip-in-leadframe package and process
US6455927B1 (en) * 2001-03-12 2002-09-24 Amkor Technology, Inc. Micromirror device package
US20040108580A1 (en) * 2002-12-09 2004-06-10 Advanpack Solutions Pte. Ltd. Leadless semiconductor packaging structure with inverted flip chip and methods of manufacture
US6841414B1 (en) * 2002-06-19 2005-01-11 Amkor Technology, Inc. Saw and etch singulation method for a chip package
US20050012193A1 (en) * 2003-07-16 2005-01-20 Koujiro Kameyama Cutting method and method of manufacturing semiconductor device
US6872599B1 (en) * 2002-12-10 2005-03-29 National Semiconductor Corporation Enhanced solder joint strength and ease of inspection of leadless leadframe package (LLP)
US20060148127A1 (en) * 2004-12-31 2006-07-06 Carsem Semiconductor Sdn. Bhd. Method of manufacturing a cavity package
US7166924B2 (en) * 2004-08-17 2007-01-23 Intel Corporation Electronic packages with dice landed on wire bonds
US20070111374A1 (en) * 2003-08-26 2007-05-17 Advanced Interconnect Technologies Limited Reversible leadless package and methods of making and using same
US20070161157A1 (en) * 2003-08-14 2007-07-12 Shafidul Islam Semiconductor device package and method for manufacturing same
US7262491B2 (en) * 2005-09-06 2007-08-28 Advanced Interconnect Technologies Limited Die pad for semiconductor packages and methods of making and using same
US7276785B2 (en) * 2002-03-07 2007-10-02 Infineon Technologies Ag Electronic module, panel having electronic modules which are to be divided up, and process for the production thereof
US7439100B2 (en) * 2005-08-18 2008-10-21 Semiconductor Components Industries, L.L.C. Encapsulated chip scale package having flip-chip on lead frame structure and method
US7507603B1 (en) * 2005-12-02 2009-03-24 Amkor Technology, Inc. Etch singulated semiconductor package
US20090085205A1 (en) * 2007-09-28 2009-04-02 Kabushiki Kaisha Toshiba Method for manufacturing an electronic component package and electronic component package
US20090261481A1 (en) * 2008-04-17 2009-10-22 Elecrtronics And Telecommunications Research Institute Wafer level package and method of fabricating the same
US20100000772A1 (en) * 2004-12-20 2010-01-07 Semiconductor Components Industries, L.L.C. Electronic package having down-set leads and method
US7671459B2 (en) * 2006-02-08 2010-03-02 Micron Technologies, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US20100148340A1 (en) * 2008-12-16 2010-06-17 Shinko Electric Industries Co., Ltd. Semiconductor device and method of manufacturing the same
US7750465B2 (en) * 2007-02-28 2010-07-06 Freescale Semiconductor, Inc. Packaged integrated circuit
US7785929B2 (en) * 2008-03-25 2010-08-31 Stats Chippac Ltd. Mountable integrated circuit package system with exposed external interconnects
US7956453B1 (en) * 2008-01-16 2011-06-07 Amkor Technology, Inc. Semiconductor package with patterning layer and method of making same
US8026589B1 (en) * 2009-02-23 2011-09-27 Amkor Technology, Inc. Reduced profile stackable semiconductor package
US8058715B1 (en) * 2009-01-09 2011-11-15 Amkor Technology, Inc. Package in package device for RF transceiver module
US8304923B2 (en) * 2007-03-29 2012-11-06 ADL Engineering Inc. Chip packaging structure
US8493748B2 (en) * 2007-06-27 2013-07-23 Stats Chippac Ltd. Packaging system with hollow package and method for the same
US9153543B1 (en) * 2012-01-23 2015-10-06 Amkor Technology, Inc. Shielding technique for semiconductor package including metal lid and metalized contact area
US9362209B1 (en) * 2012-01-23 2016-06-07 Amkor Technology, Inc. Shielding technique for semiconductor package including metal lid

Patent Citations (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5872393A (en) * 1995-10-30 1999-02-16 Matsushita Electric Industrial Co., Ltd. RF semiconductor device and a method for manufacturing the same
US6222259B1 (en) * 1998-09-15 2001-04-24 Hyundai Electronics Industries Co., Ltd. Stack package and method of fabricating the same
US20020031902A1 (en) * 2000-03-10 2002-03-14 Pendse Rajendra D. Flip chip-in-leadframe package and process
US6455927B1 (en) * 2001-03-12 2002-09-24 Amkor Technology, Inc. Micromirror device package
US7276785B2 (en) * 2002-03-07 2007-10-02 Infineon Technologies Ag Electronic module, panel having electronic modules which are to be divided up, and process for the production thereof
US6841414B1 (en) * 2002-06-19 2005-01-11 Amkor Technology, Inc. Saw and etch singulation method for a chip package
US20040108580A1 (en) * 2002-12-09 2004-06-10 Advanpack Solutions Pte. Ltd. Leadless semiconductor packaging structure with inverted flip chip and methods of manufacture
US6872599B1 (en) * 2002-12-10 2005-03-29 National Semiconductor Corporation Enhanced solder joint strength and ease of inspection of leadless leadframe package (LLP)
US20050012193A1 (en) * 2003-07-16 2005-01-20 Koujiro Kameyama Cutting method and method of manufacturing semiconductor device
US20070161157A1 (en) * 2003-08-14 2007-07-12 Shafidul Islam Semiconductor device package and method for manufacturing same
US20070111374A1 (en) * 2003-08-26 2007-05-17 Advanced Interconnect Technologies Limited Reversible leadless package and methods of making and using same
US7166924B2 (en) * 2004-08-17 2007-01-23 Intel Corporation Electronic packages with dice landed on wire bonds
US20100000772A1 (en) * 2004-12-20 2010-01-07 Semiconductor Components Industries, L.L.C. Electronic package having down-set leads and method
US20060148127A1 (en) * 2004-12-31 2006-07-06 Carsem Semiconductor Sdn. Bhd. Method of manufacturing a cavity package
US7439100B2 (en) * 2005-08-18 2008-10-21 Semiconductor Components Industries, L.L.C. Encapsulated chip scale package having flip-chip on lead frame structure and method
US7262491B2 (en) * 2005-09-06 2007-08-28 Advanced Interconnect Technologies Limited Die pad for semiconductor packages and methods of making and using same
US7507603B1 (en) * 2005-12-02 2009-03-24 Amkor Technology, Inc. Etch singulated semiconductor package
US7671459B2 (en) * 2006-02-08 2010-03-02 Micron Technologies, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US7750465B2 (en) * 2007-02-28 2010-07-06 Freescale Semiconductor, Inc. Packaged integrated circuit
US8304923B2 (en) * 2007-03-29 2012-11-06 ADL Engineering Inc. Chip packaging structure
US8493748B2 (en) * 2007-06-27 2013-07-23 Stats Chippac Ltd. Packaging system with hollow package and method for the same
US20090085205A1 (en) * 2007-09-28 2009-04-02 Kabushiki Kaisha Toshiba Method for manufacturing an electronic component package and electronic component package
US7956453B1 (en) * 2008-01-16 2011-06-07 Amkor Technology, Inc. Semiconductor package with patterning layer and method of making same
US7785929B2 (en) * 2008-03-25 2010-08-31 Stats Chippac Ltd. Mountable integrated circuit package system with exposed external interconnects
US20090261481A1 (en) * 2008-04-17 2009-10-22 Elecrtronics And Telecommunications Research Institute Wafer level package and method of fabricating the same
US20100148340A1 (en) * 2008-12-16 2010-06-17 Shinko Electric Industries Co., Ltd. Semiconductor device and method of manufacturing the same
US8058715B1 (en) * 2009-01-09 2011-11-15 Amkor Technology, Inc. Package in package device for RF transceiver module
US8026589B1 (en) * 2009-02-23 2011-09-27 Amkor Technology, Inc. Reduced profile stackable semiconductor package
US9153543B1 (en) * 2012-01-23 2015-10-06 Amkor Technology, Inc. Shielding technique for semiconductor package including metal lid and metalized contact area
US9362209B1 (en) * 2012-01-23 2016-06-07 Amkor Technology, Inc. Shielding technique for semiconductor package including metal lid

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102017211058B4 (en) 2017-06-29 2023-09-28 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Method for producing an electronic component and electronic component
US11004823B2 (en) * 2018-07-27 2021-05-11 Infineon Technologies Ag Chip assembly and method of manufacturing thereof

Also Published As

Publication number Publication date
US9640506B2 (en) 2017-05-02
ITMI20130473A1 (en) 2014-09-29
US20140291850A1 (en) 2014-10-02

Similar Documents

Publication Publication Date Title
US9640506B2 (en) Method for manufacturing electronic devices
US20220102166A1 (en) Leadframe package with pre-applied filler material
US9570429B2 (en) Methods of fabrication and testing of three-dimensional stacked integrated circuit system-in-package
KR101117848B1 (en) A semiconductor device and a method for manufacturing the same
KR101734882B1 (en) Stackable molded microelectronic packages with area array unit connectors
TWI441297B (en) Microelectronic assembly with impedance controlled wirebond and reference wirebond
JP2001015679A (en) Semiconductor device and manufacture thereof
US20160225733A1 (en) Chip Scale Package
US9691682B2 (en) Optoelectronic semiconductor component having an electrically insulating element
TWI689017B (en) Semiconductor device and method of controlling warpage in reconstituted wafer
CN110021557A (en) Semiconductor device packages and correlation technique
KR102047899B1 (en) Method for producing a substrate adapter, substrate adapter and method for contacting a semiconductor element
TWI587411B (en) Integrated circuit packaging system with routable circuitry and method of manufacture thereof
TW201801273A (en) Semiconductor power device having single in-line lead module and method of making the same
US7768104B2 (en) Apparatus and method for series connection of two die or chips in single electronics package
US20120264257A1 (en) Mold array process method to prevent exposure of substrate peripheries
CN106847780B (en) Semiconductor device having a frame with multiple arms and related methods
US20130009294A1 (en) Multi-chip package having leaderframe-type contact fingers
CN116487356A (en) Semiconductor package including chip-substrate composite semiconductor device
CN105428507A (en) Chip packaging structure and method
CN107017221B (en) Integrated circuit assembly
TWI455261B (en) Method for mold array process to encapsulate substrate sides
JP3938525B2 (en) Manufacturing method of semiconductor device
JP4881369B2 (en) Manufacturing method of semiconductor device
JP4994883B2 (en) Resin-sealed semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION