Recherche Images Maps Play YouTube Actualités Gmail Drive Plus »
Connexion
Les utilisateurs de lecteurs d'écran peuvent cliquer sur ce lien pour activer le mode d'accessibilité. Celui-ci propose les mêmes fonctionnalités principales, mais il est optimisé pour votre lecteur d'écran.

Brevets

  1. Recherche avancée dans les brevets
Numéro de publicationUS4339285 A
Type de publicationOctroi
Numéro de demandeUS 06/172,757
Date de publication13 juil. 1982
Date de dépôt28 juil. 1980
Date de priorité28 juil. 1980
Numéro de publication06172757, 172757, US 4339285 A, US 4339285A, US-A-4339285, US4339285 A, US4339285A
InventeursJacques I. Pankove
Cessionnaire d'origineRca Corporation
Exporter la citationBiBTeX, EndNote, RefMan
Liens externes: USPTO, Cession USPTO, Espacenet
Method for fabricating adjacent conducting and insulating regions in a film by laser irradiation
US 4339285 A
Résumé
A method for fabricating adjacent electrically conducting and insulating regions in a silicon film is described. A substantially insulating layer of oxygenated, N or P doped, non-single crystalline silicon film is first formed. The film is then selectively laser irradiated so as to form an irradiated portion which is substantially conducting.
Images(1)
Previous page
Next page
Revendications(11)
What is claimed is:
1. A method for fabricating adjacent electrically conducting and insulating regions in a silicon film, comprising:
forming a layer of oxygenated, doped, non-single crystalline silicon film, said film being substantially insulating; and
selectively laser irradiating said film so as to form an irradiated portion which is substantially conducting.
2. A method in accordance with claim 1, wherein said insulating portion has a resistivity of greater than about 108 ohm-centimeters.
3. A method in accordance with claim 1, wherein said conducting portion has a resistivity of less than about 100 ohm-centimeters.
4. A method in accordance with claim 1, wherein said film comprises oxygenated, doped, amorphous silicon.
5. A method in accordance with claim 1, wherein said film comprises oxygenated, doped, polycrystalline silicon.
6. A method in accordance with claim 1, wherein said film is about 0.1μ-10μ thick.
7. A method in accordance with claim 1, wherein the source of laser irradiation is a Nd-YAG laser operated at a level of about 0.45 joules/cm2.
8. A method in accordance with claim 1, wherein said selective laser irradiation comprises:
disposing an apertured mask on the oxygenated, doped film; and
laser irradiating through apertures in said mask.
9. A method in accordance with claim 8, wherein said mask is metal.
10. A method in accordance with claim 1, further comprising:
providing a substrate having a surface; and
forming said film on said substrate surface.
11. A method in accordance with claim 1, further comprising:
forming spaced first and second conducting portions in the silicon film; and
forming a layer of electrically conducting material on said silicon film, so as to electrically interconnect said first and second portions.
Description
BACKGROUND OF THE INVENTION

The present invention relates to laser irradiation of silicon films. More particularly, it relates to the laser irradiation of an oxygenated, doped, non-single crystalline silicon film.

Silicon films can be characterized by their crystallographic structure and by the type and concentration of impurity atoms they contain. The structures can be classified as crystalline, polycrystalline and amorphous, and the silicon films can be doped with oxygen, hydrogen or typical N or P type conductivity modifiers. A large number of combinations of crystal structure, impurity type and impurity concentration are therefore possible. By manipulating these combinations, it is possible to create a silicon film having electrical properties within a wide range of values. Generally, the conductivity of a silicon film increases as the degree of its crystallinity increases and as the doping concentration of N or P type conductivity modifiers increases. Compared to polycrystalline silicon films, amorphous silicon films tend to be more insulating and single crystalline films tend to be more conducting. As described herein, materials having resistivities greater than approximately 108 ohm-centimeters will be characterized as insulating and materials having resistivities less than about 102 ohm-centimeters will be characterized as conducting.

Polycrystalline silicon films doped with N or P type conductivity modifiers are electrically conductive and are conventionally used as gates, contacts and interconnections in integrated circuit devices. In U.S. Pat. No. 4,198,246, PULSED LASER IRRADIATION FOR REDUCING RESISTIVITY OF A DOPED POLYCRYSTALLINE SILICON FILM, issued Apr. 15, 1980 to C. P. Wu, and in copending U.S. patent application Ser. No. 065,437, LOW RESISTIVITY POLYCRYSTALLINE SILICON FILM, filed Aug. 10, 1979 by C. P. Wu et al now U.S. Pat. No. 4,229,502, it is disclosed that the conductivity of N or P type polycrystalline silicon films can be further increased by subjecting them to thermal annealing or laser irradiation.

In contrast, oxygenated, polycrystalline silicon films are typically highly resistive and are conventionally used as insulating and passivating layers. Oxygenated polycrystalline silicon, hereinafter referred to as SIPOS, is an insulating material, although its conductivity can be increased if it is doped with an N or P type conductivity modifier. The resistivity of doped or undoped SIPOS can be further manipulated by varying its oxygen concentration, as is described in U.S. Pat. No. 4,014,037, SEMICONDUCTOR DEVICE, issued Mar. 22, 1977 to T. Matsushita and in U.S. Pat. No. 4,086,613, SEMICONDUCTOR DEVICE HAVING A PASSIVATED SURFACE AND METHOD OF MANUFACTURING THE DEVICE, issued Apr. 25, 1978 to J. P. H. Biet et al. The resistivity of pure (nonoxygenated) polycrystalline silicon is approximately 3×106 ohm-centimeters, whereas SIPOS containing approximately 20 atomic percent oxygen has a resistivity of approximately 1011 ohm-centimeters. Oxygenated, amorphous silicon is also substantially insulating, typically having a resistivity greater than 108 ohm-centimeters.

SUMMARY OF THE INVENTION

A method is disclosed for fabricating adjacent electrically conducting and insulating regions in a silicon film. Initially, a substantially insulating layer of oxygenated, N or P doped, non-single crystalline silicon film is formed. This film is then selectively laser irradiated so as to form an irradiated portion which is substantially conducting.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1 and 2 illustrated the process steps in a preferred embodiment of the present invention.

FIG. 3 illustrates an electrode/passivation layer structure fabricated by the present invention.

FIG. 4 illustrates an electrode/gate oxide structure fabricated by the present invention.

FIG. 5 illustrates an interconnection structure fabricated by the present invention.

DETAILED DESCRIPTION

In the preferred embodiment, as illustrated in FIG. 1, a layer of oxygenated, N or P doped, non-single crystalline silicon film 12 is formed on a substrate 10. The substrate 10 is not essential to the invention, although it provides a carrier on which to form the silicon film 12 and it may be used in conjunction with the silicon film 12 to create, for example, a semiconductor device. The substrate 10 can be a conductor, semiconductor, semiinsulator or insulator, and it can be of any crystalline or non-crystalline structure. In one example, the substrate 10 is single crystalline silicon, appropriately doped to create a diode, transistor or thyristor.

The material of the silicon film 12 is oxygenated, N or P type non-single crystalline silicon. It can be either N or P type SIPOS, or oxygenated, N or P type amorphous silicon. It is essential to the invention that the film 12 be doped with both oxygen and an N or P type conductivity modifier. A film so described will be substantially insulating; it will have a resistivity greater than 108 ohm-centimeters. This insulating silicon film 12 can be formed by conventional methods, such as by the thermal decomposition of silane in an atmosphere containing both a source of oxygen and the appropriate N or P type dopant. An appropriate thickness for the film 12 would be about 0.1-10μ.

The silicon film layer 12 is then selectively irradiated by laser irradiation 14. A laser pulse from a Nd-YAG laser operated at a level of 0.45 joules/cm2 has produced the results described herein. The wavelength of the radiation was 0.53 micrometers and the pulse duration was 90 nanoseconds. Although these parameters have been experimentally verified, it should be recognized that the invention is not limited to a Nd-YAG laser or these operating parameters. Other lasers, such as Nd-glass, as well as other wavelengths and combinations of power level and pulse duration should be expected to yield similar results. Additionally, multiple laser pulses can be used. For example, a multiple laser pulse might be used if one desires to monitor film resistivity changes between pulses.

The selectivity of the radiation 14 can be regulated, for example, by optically focusing the radiation 14, or by using an apertured mask 16 disposed on the silicon film 12. The mask 16 is made of a material which is opaque to the radiation 14 and it includes an aperture 18 corresponding to that portion of the insulating film 12 which will be made conductive. Any metal, for example, is a suitable mask 16 material.

Following the irradiation, the mask 16 is removed, as illustrated in FIG. 2. That portion of the film 12 which was irradiated 20 has now been rendered substantially conductive. In the cited example, the original oxygenated, doped, non-single crystalline silicon film 12 had a resistivity on the order of approximately 1011 ohm-centimeters. As a result of the described laser pulse, the irradiated portion had a resistivity of 2.4 ohm-centimeters, a drop in resistivity of approximately 11 orders of magnitude. The result is an electrically conducting film 20 adjacent to an electrically insulating film 22; a structure which can serve a variety of functions in electronic devices.

FIGS. 3, 4 and 5 illustrate three embodiments of the present invention in semiconductor devices. FIG. 3 illustrates the invention being used as an electrode/passivating layer. In this embodiment, a semiconductor substrate 110 is provided, the substrate including regions of first and second conductivity type, 24 and 26 respectively. A PN junction 28 separates the first and second semiconductor regions 24 and 26, the PN junction 28 terminating at a substrate surface 30. A silicon film 112, similar to the previously described silicon film 12, is disposed on the substrate surface 30. A conducting portion 120 of the film 112 overlies the first semiconductor region 24 and a non-irradiated portion 122 overlies the PN junction 28 at the surface 30. This embodiment is particularly suitable for use in a semiconductor power device in which the PN junction 28 supports a relatively high voltage.

In FIG. 4, the present invention is embodied in the gate structure of an insulated gate field effect transistor (IGFET). In this exemplary embodiment, a semiconductor substrate 210, of first conductivity type, is provided. The substrate 210 includes a surface 230, and source and drain regions, 31 and 32 respectively, of second conductivity type, extend into the substrate from the surface 230. A silicon film 212 similar to the previously described silicon film 12 is disposed on the semiconductor surface 230. The film 212 is selectively irradiated such that conducting portions 220 are formed over the source and drain regions 31 and 32. That portion of the film 212 between the conducting portions 220 and overlying the substrate between the source and drain regions 31 and 32 is deliberately not irradiated, so that it remains an insulating portion 222.

Electrical contacts, which may be of conventional metallization, are disposed on the silicon film 212. A source electrode 36 overlies the conducting portion 220 overlying the source region 31, a drain electrode 38 overlies the conducting portion 220 which overlies the drain region 32 and a gate electrode 40 overlies the insulating portion 222 which overlies that portion of the substrate 210 between the source and drain regions. In this embodiment, the silicon film 212 simultaneously insulates the gate electrode 40 from the substrate and connects the source and drain electrodes 36 and 38 to the respective semiconductor regions 31 and 32. Furthermore, it should be recognized that this embodiment, described with reference to a planar FET is also applicable to nonplanar field effect devices such as vertical, double-diffused MOSFETS (VDMOS) and vertical, grooved MOSFETS (VMOS).

In FIG. 5, the present invention is embodied as an interconnection. In this embodiment, a substrate 310 is provided having a surface 330 and including first and second regions 41 and 42 spaced at surface 330 by a third region 43. The substrate 310 might be, for example, a semiconductor, and the first, second and third regions, 41, 42 and 43, might be internal semiconductor regions doped with N or P type conductivity modifiers. A silicon film 312, similar to the previous described film 12, is disposed on the surface 330 and is irradiated so as to form conducting portions 320 over the first and second regions 41 and 42. That portion of the film 312 disposed over the third region 43 remains an insulating portion 322. An electrically conducting film 44 of any electrically conductive material overlies the silicon film 312 so as to electrically connect the conducting portions 320 which overlie the first and second regions 41 and 42. The conducting film 44 is insulated from the third region 43 by the insulating portion 322 of the silicon film 312 between the conducting portions 320.

It should be recognized that the illustration in FIG. 5 represents an exemplary configuration and that other interconnection embodiments of the present invention are also possible. In FIG. 5, the first, second and third regions 41, 42 and 43 are illustrated as internal to the substrate 310, however, they may be external as well. For example, spaced first and second regions might be disposed on the external surface 330 and the described interconnection structure might be disposed on the surface 330 to bridge these external first and second regions. In this example, the first and second regions might be thin conductor film lines on the surface 330 of an insulating substrate 310. This is commonly referred to as a crossover structure in the thin film and semiconductor art.

Furthermore, it should be recognized that additional interconnection structures, as well as alternative electrode/passivation and insulated gate structures are possible within the scope of the present invention. The invention is generally applicable to structures in which it is desired to generate a film which incorporates selective conducting and insulating areas.

Citations de brevets
Brevet cité Date de dépôt Date de publication Déposant Titre
US3771026 *25 mars 19716 nov. 1973Hitachi LtdConductive region for semiconductor device and method for making the same
US4014037 *24 mars 197522 mars 1977Sony CorporationSemiconductor device
US4059461 *10 déc. 197522 nov. 1977Massachusetts Institute Of TechnologyMethod for improving the crystallinity of semiconductor films by laser beam scanning and the products thereof
US4063967 *9 oct. 197520 déc. 1977Siemens AktiengesellschaftMethod of producing a doped zone of one conductivity type in a semiconductor body utilizing an ion-implanted polycrystalline dopant source
US4084986 *19 avr. 197618 avr. 1978Sony CorporationMethod of manufacturing a semi-insulating silicon layer
US4086613 *8 déc. 197625 avr. 1978U.S. Philips CorporationSemiconductor device having a passivated surface and method of manufacturing the device
US4151008 *23 mars 197724 avr. 1979Spire CorporationMethod involving pulsed light processing of semiconductor devices
US4154625 *16 nov. 197715 mai 1979Bell Telephone Laboratories, IncorporatedAnnealing of uncapped compound semiconductor materials by pulsed energy deposition
US4193183 *26 juin 197818 mars 1980National Semiconductor CorporationInfrared photolithographic process for constructing self-aligned electrodes
US4198246 *27 nov. 197815 avr. 1980Rca CorporationPulsed laser irradiation for reducing resistivity of a doped polycrystalline silicon film
US4214918 *12 oct. 197829 juil. 1980Stanford UniversityMethod of forming polycrystalline semiconductor interconnections, resistors and contacts by applying radiation beam
US4229502 *10 août 197921 oct. 1980Rca CorporationLow-resistivity polycrystalline silicon film
US4234358 *5 avr. 197918 nov. 1980Western Electric Company, Inc.Patterned epitaxial regrowth using overlapping pulsed irradiation
US4240843 *23 mai 197823 déc. 1980Western Electric Company, Inc.Forming self-guarded p-n junctions by epitaxial regrowth of amorphous regions using selective radiation annealing
US4243433 *18 janv. 19786 janv. 1981Gibbons James FForming controlled inset regions by ion implantation and laser bombardment
US4267011 *20 sept. 197912 mai 1981Tokyo Shibaura Denki Kabushiki KaishaMethod for manufacturing a semiconductor device
US4272880 *20 avr. 197916 juin 1981Intel CorporationMOS/SOS Process
Citations hors brevets
Référence
1 *Aggarwal, IBM-TDB, 21 (1979) 3271.
2 *Beyer et al., IBM-TDB, 20 (1978) 3122.
3 *Celler et al., Appl. Phys. Letts. 32 (1978) 464.
4 *Chang, C. A. IBM-TDB, 20 (1977) 2459.
5 *Foti et al., Appl. Phys. 15 (1978) pp. 365-369.
6 *Kaplan et al., Electronics, Feb. 1980, pp. 137-142.
7 *Krynicki et al., Phys. Letts., 6IA (1977) 181.
8 *Lau, S.S., J. Vac. Sci. Technol. 15 (1978) 1656.
9 *Narayan et al., J.Appl. Phys. 49 (1978) 3912.
10 *Yaron in Digest of IEEE-Int. Electron Device Meeting, Washington, D.C., 1979, pp. 220-223.
Référencé par
Brevet citant Date de dépôt Date de publication Déposant Titre
US4460417 *22 oct. 198217 juil. 1984Nippon Telegraph & Telephone Public CorporationMethod of manufacturing insulating film and electric device utilizing the same
US4462150 *16 sept. 198231 juil. 1984Tokyo Shibaura Denki Kabushiki KaishaMethod of forming energy beam activated conductive regions between circuit elements
US4545111 *14 juil. 19838 oct. 1985Energy Conversion Devices, Inc.Method for making, parallel preprogramming or field programming of electronic matrix arrays
US4581620 *29 juin 19818 avr. 1986Shunpei YamazakiSemiconductor device of non-single crystal structure
US4584028 *24 sept. 198422 avr. 1986Rca CorporationNeutralization of acceptor levels in silicon by atomic hydrogen
US4630355 *8 mars 198523 déc. 1986Energy Conversion Devices, Inc.Electric circuits having repairable circuit lines and method of making the same
US4677742 *5 déc. 19837 juil. 1987Energy Conversion Devices, Inc.Electronic matrix arrays and method for making the same
US4695479 *12 mars 198622 sept. 1987Sharp Kabushiki KaishaMOSFET semiconductor device and manufacturing method thereof
US4752118 *14 oct. 198621 juin 1988Energy Conversion Devices, Inc.Electric circuits having repairable circuit lines and method of making the same
US4764432 *1 juil. 198616 août 1988Max Planck-Gesellschaft Zur Forderung Der Wissenschaften E.V.Photo-mask with regions having a differing optical transmissivities
US4780428 *10 juin 198725 oct. 1988Sharp Kabushiki KaishaMosfet semiconductor device and manufacturing method thereof
US4783424 *21 févr. 19868 nov. 1988Tokyo Shibaura Denki Kabushiki KaishaMethod of making a semiconductor device involving simultaneous connection and disconnection
US5029324 *16 avr. 19902 juil. 1991Kabushiki Kaisha ToshibaSemiconductor device having a semiconductive protection layer
US5047355 *12 sept. 198910 sept. 1991Siemens AktiengesellschaftSemiconductor diode and method for making it
US5145741 *28 févr. 19918 sept. 1992Quick Nathaniel RConverting ceramic materials to electrical conductors and semiconductors
US5262350 *1 juil. 199216 nov. 1993Semiconductor Energy Laboratory Co., Ltd.Forming a non single crystal semiconductor layer by using an electric current
US5459098 *19 oct. 199217 oct. 1995Marietta Energy Systems, Inc.Maskless laser writing of microscopic metallic interconnects
US5859443 *6 juin 199512 janv. 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US5930658 *26 nov. 199627 juil. 1999Advanced Micro Devices, Inc.Oxidized oxygen-doped amorphous silicon ultrathin gate oxide structures
US6271576 *1 juin 19987 août 2001Nathaniel R. QuickLaser synthesized ceramic sensors and method for making
US6303499 *7 juin 199516 oct. 2001Canon Kabushiki KaishaProcess for preparing semiconductor device
US635594111 janv. 199512 mars 2002Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US66706933 août 200130 déc. 2003Nathaniel R. QuickLaser synthesized wide-bandgap semiconductor electronic devices and circuits
US69004638 sept. 199231 mai 2005Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
US693974813 oct. 20036 sept. 2005Nathaniel R. QuickNano-size semiconductor component and method of making
US7052944 *25 mai 200130 mai 2006Nec CorporationThin-film transistor and method of manufacture thereof
US72374221 nov. 20053 juil. 2007University Of Central FloridaMethod of drawing a composite wire
US72624706 févr. 200428 août 2007Sanyo Electric Co., Ltd.Semiconductor device
US72680631 juin 200511 sept. 2007University Of Central FloridaProcess for fabricating semiconductor component
US741988726 juil. 20052 sept. 2008Quick Nathaniel RLaser assisted nano deposition
US753839422 déc. 200526 mai 2009Sanyo Electric Co., Ltd.Compound semiconductor switch circuit device
US760388325 juin 200720 oct. 2009University Of Central FloridaMethod of drawing a ceramic
US764569015 févr. 200712 janv. 2010Infineon Technologies Austria AgMethod for producing an integrated circuit having semiconductor zones with a steep doping profile
US7732321 *4 mai 20058 juin 2010Nds LimitedMethod for shielding integrated circuits
US773286828 nov. 20028 juin 2010Sanyo Electric Co., Ltd.Semiconductor device
US781191420 avr. 200612 oct. 2010Quick Nathaniel RApparatus and method for increasing thermal conductivity of a substrate
US78974926 oct. 20091 mars 2011Quick Nathaniel RApparatus and method for transformation of substrate
US795163226 janv. 200631 mai 2011University Of Central FloridaOptical device and method of making
US806730312 sept. 200729 nov. 2011Partial Assignment University of Central FloridaSolid state energy conversion device
US80808369 juil. 200720 déc. 2011University Of Central FloridaEmbedded semiconductor component
US839328929 août 200812 mars 2013University Of Central FloridaLaser assisted nano deposition
US845080522 déc. 200528 mai 2013Semiconductor Components Industries, LlcCompound semiconductor switch circuit device
US86176697 déc. 201031 déc. 2013Partial Assignment to University of Central FloridaLaser formation of graphene
US861796525 avr. 200631 déc. 2013Partial Assignment to University of Central FloridaApparatus and method of forming high crystalline quality layer
US867437310 févr. 201218 mars 2014University Of Central FloridaSolid state gas dissociating device, solid state sensor, and solid state transformer
US872245114 juil. 201113 mai 2014University Of Central FloridaSolid state energy photovoltaic device
US874250618 mai 20123 juin 2014Semiconductor Components Industries, LlcProtecting element having first and second high concentration impurity regions separated by insulating region
US877206114 juil. 20118 juil. 2014University Of Central FloridaProcess of making a solid state energy conversion device
US88287691 déc. 20099 sept. 2014University Of Central FloridaEnergy conversion device
US89125493 mai 201116 déc. 2014University Of Central FloridaOptical device and method of making
US905907925 sept. 201316 juin 2015Ut-Battelle, LlcProcessing of insulators and semiconductors
US906479827 mai 201123 juin 2015University Of Central FloridaOptical device and method of making
US96016418 déc. 201421 mars 2017AppliCote Associates, LLCUltra-high pressure doping of materials
US962066718 nov. 201511 avr. 2017AppliCote Associates LLCThermal doping of materials
US973514215 avr. 201415 août 2017Semiconductor Components Industries, LlcMethod of forming a protecting element comprising a first high concentration impurity region separated by an insulating region of a substrate
US20030096462 *25 mai 200122 mai 2003Hiroshi TanabeThin-film transistor and method of manufacture thereof
US20040222469 *6 févr. 200411 nov. 2004Sanyo Electric Co., Ltd.Semiconductor device
US20050121730 *8 sept. 20039 juin 2005Tetsuro AsanoProtective device
US20060070420 *1 nov. 20056 avr. 2006University Of Central FloridaMethod of drawing a composite wire
US20060151816 *28 nov. 200213 juil. 2006Sanyo Electric Co., Ltd.Semiconductor device
US20060163659 *22 déc. 200527 juil. 2006Sanyo Electric Co., Ltd.Compound semiconductor switch circuit device
US20060164150 *22 déc. 200527 juil. 2006Sanyo Electric Co., Ltd.Compound semiconductor switch circuit device
US20070164388 *30 mars 200719 juil. 2007Sandisk 3D LlcMemory cell comprising a diode fabricated in a low resistivity, programmed state
US20080017896 *9 juil. 200724 janv. 2008Quick Nathaniel REmbedded semiconductor component
US20080044988 *15 févr. 200721 févr. 2008Infineon Technologies Austria AgMethod for producing an integrated circuit having semiconductor zones with a steep doping profile
US20080093742 *4 mai 200524 avr. 2008Nds LimitedSystem For Shielding Integrated Circuits
US20090126627 *29 août 200821 mai 2009University Of Central FloridaLaser assisted nano deposition
US20100025694 *6 oct. 20094 févr. 2010Quick Nathaniel RApparatus and method for transformation of substrate
US20110031504 *8 oct. 201010 févr. 2011Quick Nathaniel RApparatus and method for increasing thermal conductivity of a substrate
US20110056542 *1 déc. 200910 mars 2011University of Central Florida, State University of the State of FloridaEnergy conversion device
US20110211249 *3 mai 20111 sept. 2011University Of Central FloridaOptical device and method of making
USRE34658 *27 janv. 199212 juil. 1994Semiconductor Energy Laboratory Co., Ltd.Semiconductor device of non-single crystal-structure
DE102006007052B3 *15 févr. 200627 sept. 2007Infineon Technologies Austria AgSemiconductor region e.g. ditch contact connection region, manufacturing method, involves maintaining topology stage in structural composition of semiconductor substrate during irradiation of semiconductor body
WO1998024120A1 *20 juin 19974 juin 1998Advanced Micro Devices, Inc.Oxidized oxygen-doped amorphous silicon ultrathin gate oxide structures
Classifications
Classification aux États-Unis438/663, 148/DIG.3, 427/555, 257/E21.432, 148/DIG.117, 438/934, 438/618, 257/E21.347, 148/DIG.122, 148/DIG.22, 257/E21.266, 438/684, 438/799
Classification internationaleH01L21/314, H01L21/336, H01L21/268
Classification coopérativeH01L21/314, Y10S148/022, Y10S438/934, H01L21/268, H01L29/66606, Y10S148/117, Y10S148/003, Y10S148/122
Classification européenneH01L29/66M6T6F11C, H01L21/314, H01L21/268
Événements juridiques
DateCodeÉvénementDescription
28 sept. 1999ASAssignment
Owner name: INTERSIL CORPORATION, FLORIDA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HARRIS SEMICONDUCTOR PATENTS, INC.;REEL/FRAME:010247/0161
Effective date: 19990813
8 nov. 1999ASAssignment
Owner name: CREDIT SUISSE FIRST BOSTON, AS COLLATERAL AGENT, N
Free format text: SECURITY INTEREST;ASSIGNOR:INTERSIL CORPORATION;REEL/FRAME:010351/0410
Effective date: 19990813