US4371953A - Analog read only memory - Google Patents

Analog read only memory Download PDF

Info

Publication number
US4371953A
US4371953A US05/812,285 US81228577A US4371953A US 4371953 A US4371953 A US 4371953A US 81228577 A US81228577 A US 81228577A US 4371953 A US4371953 A US 4371953A
Authority
US
United States
Prior art keywords
signal
analog
memory
input
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US05/812,285
Inventor
Gilbert P. Hyatt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/232,459 external-priority patent/US4370720A/en
Priority claimed from US00229213A external-priority patent/US3820894A/en
Priority claimed from US05/288,247 external-priority patent/US4121284A/en
Priority claimed from US05/291,394 external-priority patent/US4396976A/en
Priority claimed from US05/325,941 external-priority patent/US4060848A/en
Priority claimed from US05/325,933 external-priority patent/US4016540A/en
Priority claimed from US05/366,714 external-priority patent/US3986022A/en
Priority claimed from US06/476,743 external-priority patent/US4364110A/en
Priority claimed from US05/490,816 external-priority patent/US4209853A/en
Priority claimed from US05/522,559 external-priority patent/US4209852A/en
Priority claimed from US05/550,231 external-priority patent/US4209843A/en
Priority claimed from US05/801,879 external-priority patent/US4144582A/en
Application filed by Individual filed Critical Individual
Priority to US05/812,285 priority Critical patent/US4371953A/en
Priority to US06425136 priority patent/US4739396C1/en
Publication of US4371953A publication Critical patent/US4371953A/en
Application granted granted Critical
Priority to US06/849,071 priority patent/US5053983A/en
Priority to US07/084,718 priority patent/US4944036A/en
Priority to US07/191,669 priority patent/US5168456A/en
Priority to US07/515,881 priority patent/US5432526A/en
Priority to US07/515,886 priority patent/US5398041A/en
Priority to US07/517,005 priority patent/US5602999A/en
Priority to US07/506,642 priority patent/US5615380A/en
Priority to US08/254,818 priority patent/US5619445A/en
Priority to US08/283,374 priority patent/US5566103A/en
Priority to US08/434,139 priority patent/US5615142A/en
Priority to US08/471,596 priority patent/US5625583A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B60VEHICLES IN GENERAL
    • B60RVEHICLES, VEHICLE FITTINGS, OR VEHICLE PARTS, NOT OTHERWISE PROVIDED FOR
    • B60R16/00Electric or fluid circuits specially adapted for vehicles and not otherwise provided for; Arrangement of elements of electric or fluid circuits specially adapted for vehicles and not otherwise provided for
    • B60R16/02Electric or fluid circuits specially adapted for vehicles and not otherwise provided for; Arrangement of elements of electric or fluid circuits specially adapted for vehicles and not otherwise provided for electric constitutive elements
    • B60R16/037Electric or fluid circuits specially adapted for vehicles and not otherwise provided for; Arrangement of elements of electric or fluid circuits specially adapted for vehicles and not otherwise provided for electric constitutive elements for occupant comfort, e.g. for automatic adjustment of appliances according to personal settings, e.g. seats, mirrors, steering wheel
    • B60R16/0373Voice control
    • FMECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F21LIGHTING
    • F21VFUNCTIONAL FEATURES OR DETAILS OF LIGHTING DEVICES OR SYSTEMS THEREOF; STRUCTURAL COMBINATIONS OF LIGHTING DEVICES WITH OTHER ARTICLES, NOT OTHERWISE PROVIDED FOR
    • F21V23/00Arrangement of electric circuit elements in or on lighting devices
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01SRADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S15/00Systems using the reflection or reradiation of acoustic waves, e.g. sonar systems
    • G01S15/88Sonar systems specially adapted for specific applications
    • G01S15/89Sonar systems specially adapted for specific applications for mapping or imaging
    • G01S15/8906Short-range imaging systems; Acoustic microscope systems using pulse-echo techniques
    • G01S15/8965Short-range imaging systems; Acoustic microscope systems using pulse-echo techniques using acousto-optical or acousto-electronic conversion techniques
    • G01S15/897Short-range imaging systems; Acoustic microscope systems using pulse-echo techniques using acousto-optical or acousto-electronic conversion techniques using application of holographic techniques
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01SRADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S15/00Systems using the reflection or reradiation of acoustic waves, e.g. sonar systems
    • G01S15/88Sonar systems specially adapted for specific applications
    • G01S15/89Sonar systems specially adapted for specific applications for mapping or imaging
    • G01S15/8906Short-range imaging systems; Acoustic microscope systems using pulse-echo techniques
    • G01S15/8977Short-range imaging systems; Acoustic microscope systems using pulse-echo techniques using special techniques for image reconstruction, e.g. FFT, geometrical transformations, spatial deconvolution, time deconvolution
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01SRADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S7/00Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
    • G01S7/52Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S15/00
    • G01S7/52017Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S15/00 particularly adapted to short-range imaging
    • G01S7/52023Details of receivers
    • G01S7/52025Details of receivers for pulse systems
    • G01S7/52026Extracting wanted echo signals
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/13306Circuit arrangements or driving methods for the control of single liquid crystal cells
    • G02F1/13318Circuits comprising a photodetector
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7049Technique, e.g. interferometric
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
    • G03F9/7088Alignment mark detection, e.g. TTR, TTL, off-axis detection, array detector, video detection
    • GPHYSICS
    • G04HOROLOGY
    • G04GELECTRONIC TIME-PIECES
    • G04G99/00Subject matter not provided for in other groups of this subclass
    • G04G99/006Electronic time-pieces using a microcomputer, e.g. for multi-function clocks
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/18Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form
    • G05B19/19Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form characterised by positioning or contouring control systems, e.g. to control position from one programmed point to another or to control movement along a programmed continuous path
    • G05B19/33Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form characterised by positioning or contouring control systems, e.g. to control position from one programmed point to another or to control movement along a programmed continuous path using an analogue measuring device
    • G05B19/35Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form characterised by positioning or contouring control systems, e.g. to control position from one programmed point to another or to control movement along a programmed continuous path using an analogue measuring device for point-to-point control
    • G05B19/351Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form characterised by positioning or contouring control systems, e.g. to control position from one programmed point to another or to control movement along a programmed continuous path using an analogue measuring device for point-to-point control the positional error is used to control continuously the servomotor according to its magnitude
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/18Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form
    • G05B19/408Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form characterised by data handling or data format, e.g. reading, buffering or conversion of data
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/18Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form
    • G05B19/408Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form characterised by data handling or data format, e.g. reading, buffering or conversion of data
    • G05B19/4083Adapting programme, configuration
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/18Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form
    • G05B19/408Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form characterised by data handling or data format, e.g. reading, buffering or conversion of data
    • G05B19/4086Coordinate conversions; Other special calculations
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/18Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form
    • G05B19/409Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form characterised by using manual input [MDI] or by using control panel, e.g. controlling functions with the panel; characterised by control panel details, by setting parameters
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/18Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form
    • G05B19/4093Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form characterised by part programming, e.g. entry of geometrical information as taken from a technical drawing, combining this with machining and material information to obtain control information, named part programme, for the NC machine
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/18Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form
    • G05B19/414Structure of the control system, e.g. common controller or multiprocessor systems, interface to servo, programmable interface controller
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/18Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form
    • G05B19/414Structure of the control system, e.g. common controller or multiprocessor systems, interface to servo, programmable interface controller
    • G05B19/4142Structure of the control system, e.g. common controller or multiprocessor systems, interface to servo, programmable interface controller characterised by the use of a microprocessor
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06JHYBRID COMPUTING ARRANGEMENTS
    • G06J1/00Hybrid computing arrangements
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07GREGISTERING THE RECEIPT OF CASH, VALUABLES, OR TOKENS
    • G07G1/00Cash registers
    • G07G1/12Cash registers electronically operated
    • GPHYSICS
    • G10MUSICAL INSTRUMENTS; ACOUSTICS
    • G10LSPEECH ANALYSIS OR SYNTHESIS; SPEECH RECOGNITION; SPEECH OR VOICE PROCESSING; SPEECH OR AUDIO CODING OR DECODING
    • G10L19/00Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/565Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using capacitive charge storage elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0033Disturbance prevention or evaluation; Refreshing of disturbed memory data
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3418Disturbance prevention or evaluation; Refreshing of disturbed memory data
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3418Disturbance prevention or evaluation; Refreshing of disturbed memory data
    • G11C16/3431Circuits or methods to detect disturbed nonvolatile memory cells, e.g. which still read as programmed but with threshold less than the program verify threshold or read as erased but with threshold greater than the erase verify threshold, and to reverse the disturbance via a refreshing programming or erasing step
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G11C19/287Organisation of a multiplicity of shift registers
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/34Digital stores in which the information is moved stepwise, e.g. shift registers using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C19/36Digital stores in which the information is moved stepwise, e.g. shift registers using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using multistable semiconductor elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C27/00Electric analogue stores, e.g. for storing instantaneous values
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C27/00Electric analogue stores, e.g. for storing instantaneous values
    • G11C27/02Sample-and-hold arrangements
    • G11C27/024Sample-and-hold arrangements using a capacitive memory element
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C27/00Electric analogue stores, e.g. for storing instantaneous values
    • G11C27/04Shift registers
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1042Read-write modes for single port memories, i.e. having either a random port or a serial port using interleaving techniques, i.e. read-write of one part of the memory while preparing another part
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/20Pc systems
    • G05B2219/23Pc programming
    • G05B2219/23094Debounce key
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/33Director till display
    • G05B2219/33182Uart, serial datatransmission, modem
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/34Director, elements to supervisory
    • G05B2219/34023Risc processor
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/34Director, elements to supervisory
    • G05B2219/34098Slope fitting, fairing contour, curve fitting, transition
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/34Director, elements to supervisory
    • G05B2219/34471Program memory is inhibited, not accessible as long as power fails
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/34Director, elements to supervisory
    • G05B2219/34472Configure alterable memory as read only, to avoid erasing
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/35Nc in input of data, input till input file format
    • G05B2219/35262Macro instruction, canned cycles, subroutines, subprogram
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/35Nc in input of data, input till input file format
    • G05B2219/35263Using variables, parameters in program, macro, parametrized instruction
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/35Nc in input of data, input till input file format
    • G05B2219/35373Data storage, buffer
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/35Nc in input of data, input till input file format
    • G05B2219/35381Convert in real time input peripheral data to processor data, ouput data format
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/35Nc in input of data, input till input file format
    • G05B2219/35431Interactive
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/35Nc in input of data, input till input file format
    • G05B2219/35436Means, manual input, input reference, hand wheel
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/35Nc in input of data, input till input file format
    • G05B2219/35453Voice announcement, oral, speech input
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/35Nc in input of data, input till input file format
    • G05B2219/35472Mode selection
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/35Nc in input of data, input till input file format
    • G05B2219/35554Mirror, other conversions
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/35Nc in input of data, input till input file format
    • G05B2219/35588Pack, compress data efficiently in memory
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/36Nc in input of data, input key till input tape
    • G05B2219/36152Panel
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/36Nc in input of data, input key till input tape
    • G05B2219/36227Assist operator to calculate unknown points, contours
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/36Nc in input of data, input key till input tape
    • G05B2219/36333Selection from standard forms, shapes, partprograms, enter value for variable
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/36Nc in input of data, input key till input tape
    • G05B2219/36366Data, read in, distribution
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/36Nc in input of data, input key till input tape
    • G05B2219/36379Read in
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/36Nc in input of data, input key till input tape
    • G05B2219/36395Load local computer program from host, data transfer ram to rom, BTR
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/36Nc in input of data, input key till input tape
    • G05B2219/36502Ram for variable servo data, rom for fixed servo routine
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/36Nc in input of data, input key till input tape
    • G05B2219/36503Adapt program to real coordinates, software orientation
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/36Nc in input of data, input key till input tape
    • G05B2219/36506Store in Rom and Ram
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/36Nc in input of data, input key till input tape
    • G05B2219/36546Memory protection, protected fields
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/41Servomotor, servo controller till figures
    • G05B2219/41021Variable gain
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/42Servomotor, servo controller kind till VSS
    • G05B2219/42237Pwm pulse width modulation, pulse to position modulation ppm
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/45Nc applications
    • G05B2219/45214Gear cutting
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/45Nc applications
    • G05B2219/45215Thread cutting
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/49Nc machine tool, till multiple
    • G05B2219/49221Control of scale
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/50Machine tool, machine tool null till machine tool work handling
    • G05B2219/50047Positioning, indexing
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/50Machine tool, machine tool null till machine tool work handling
    • G05B2219/50048Jogging
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/50Machine tool, machine tool null till machine tool work handling
    • G05B2219/50083Power loss, measures again loss of power
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/50Machine tool, machine tool null till machine tool work handling
    • G05B2219/50151Orient, translate, align workpiece to fit position assumed in program
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/04Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using optical elements ; using other beam accessed elements, e.g. electron or ion beam
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/16Storage of analogue signals in digital stores using an arrangement comprising analogue/digital [A/D] converters, digital memories and digital/analogue [D/A] converters 
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P90/00Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
    • Y02P90/02Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]

Definitions

  • the present invention is related to electronic memories for data processors and signal processors.
  • Multitudes of different types of memories are used in the prior art including magnetic memories, integrated circuit memories, and optical memories.
  • the most pertinent prior art is integrated circuit read only memories and integrated circuit charge coupled device (CCD) memories.
  • Integrated circuit read only memories are significantly more expensive than charge coupled device memories, primarily because such read only memories require more complex monolithic processes than are required for CCD memories and because such read only memories are random access memories thereby requiring more complex accessing circuitry and multitudes of parallel interconnections than are required for CCD memories.
  • CCD memories are lower in cost than conventional read only memories, but CCD memories are volatile where all stored information is lost when power is turned off. This volatility characteristic is verified in the "Engineer's newsletter"; Electronics Magazine; Mar. 31, 1977; page 121; last sentence.
  • the present invention is broadly directed to new and unique memory techniques; wherein a preferred embodiment is in the form of a non-volatile analog read only memory (ROM) using low-cost charge coupled device (CCD) technology.
  • ROM read only memory
  • CCD charge coupled device
  • the CCD embodiment of the present invention provides non-volatile storage in the form of monolithic resistors, capacitors, optical masks, and other fixed arrangements which provide charge accumulation that is a function of the fixed monolithic arrangement. Charge may be accumulated or loaded into a CCD shift register and shifted to the output in serial form, thereby eliminating complex electronics and interconnections usually required for random access memory architectures.
  • the CCD ROM of the present invention is fully compatible with other CCD technologies such as CCD volatile memories and CCD signal processors, thereby providing a fully CCD signal processing system having non-volatile memory, alterable memory, and processing circuitry.
  • the CCD shift register used for outputting ROM signals may also be used as an alterable CCD memory such as on a time-shared basis with the ROM capability.
  • CCD memory and signal processing circuits including demodulators, multiplexors, beamformers, compositors, a hybrid memory, an adaptive refresh arrangement, and other inventive features.
  • the CCD ROM of the present invention provides an important solution to a major technological problem. Multitudes of electronic systems such as electronic game systems, electronic appliance systems, electronic calculators, and other such devices have been severely limited in the amount of memory available because of the high cost of memory. For example, in implementing a talking doll the memory required for speech sample storage completely dominated the total cost budget thereby rendering such a device to be economically unfeasible. Various memory alternatives were considered such as conventional CCD memories and bubble memories which are both indicated to be low in cost.
  • bubble memories Relative to bubble memories, the cost per bit is low but only for large systems wherein bubble memories require complex overhead circuitry devices such as magnets. Therefore, although large bubble memories have a low cost per bit, a minimum bubble memory system may cost several hundred dollars due to overhead cost factors.
  • CCD memories Relative to CCD memories, they are conceptually low in cost even for small memory systems but are inherently volatile type memories which lose information due to power removal or due to other conditions such as electrical noise. Therefore, CCD memories have been considered to be inappropriate for storing permanent information.
  • the present invention is directed to a CCD ROM having non-volatile storage for permanent information and having low cost.
  • a hybrid memory for storing analog information under digital control. Therefore a complete analog parameter may be stored in one CCD memory element in direct contrast to prior art digital memories which merely store one digital bit of one word in a CCD memory element, thereby achieving greater storage density and lower cost per word with the memory arrangement of the present invention.
  • An object of the present invention is to provide a low-cost electronic memory.
  • Another object of the present invention is to provide a non-volatile electronic memory.
  • Yet another object of the present invention is to provide an analog read only memory.
  • Yet another object of the present invention is to provide a reverberation filter.
  • Still another object of the present invention is to provide a non-volatile CCD memory.
  • Yet still another object of the present invention is to provide a combination non-volatile and volatile CCD memory.
  • Yet still another object of the present invention is to provide an adaptive refresh arrangement.
  • a further object of the present invention is to provide a hybrid memory for improved storage capacity.
  • a still further object of the present invention is to provide improved signal processing arrangements.
  • a yet still further object of the present invention is to provide a monolithic memory system.
  • FIG. 1 comprises a block diagram of the memory system of the present invention.
  • FIG. 2 comprising FIGS. 2A-2D illustrates ROM arrangements in accordance with the present invention wherein FIG. 2A sets forth an optical ROM arrangement, FIG. 2B sets forth a resistance ROM arrangement, FIG. 2C sets forth an electrode dimensional ROM arrangement, and FIG. 2D sets forth an electrode dimensional ROM arrangement in combination with a parallel input load serial output arrangement in accordance with the block diagram of FIG. 1.
  • FIG. 3 comprising FIGS. 3A and 3B illustrates memory control electronics wherein FIG. 3A sets forth a three-phase clock circuit in accordance with the CCD control logic block shown in FIG. 1 and FIG. 3B sets forth an ROM control circuit in accordance with the ROM control logic block shown of FIG. 1.
  • FIG. 4 comprises an optical filter embodiment in accordance with the memory arrangements of FIGS. 1 and 2A of the present invention.
  • FIG. 5 comprises a reverberation filter embodiment of the memory system of the present invention.
  • FIGS. 6-8 illustrate a high resolution and narrow beam field of view display arrangement, an intermediate resolution and intermediate field of view display arrangement, and operator control arrangements respectively in accordance with the preferred embodiment of the underwater acoustic system of parent application Ser. No. 522,559; wherein these figures are herein incorporated by reference therefrom; and wherein the description thereof and other descriptions and figures in said parent application Ser. No. 522,559 have been incorporated herein by reference.
  • FIG. 6, comprising FIGS. 6A-6T illustrates signal processing arrangements using charge couple devices (CCDs) in accordance with the present invention
  • FIG. 6A illustrates a CCD channel processor arrangement
  • FIG. 6B illustrates a CCD beam-forming arrangement
  • FIG. 6C illustrates a CCD hybrid memory arrangement
  • FIG. 6D illustrates signal degradation and compensation in accordance with the hybrid memory arrangement of FIG. 6C
  • FIG. 6E illustrates an alternate embodiment of a CCD memory arrangement
  • FIG. 6F illustrates an adaptive memory refresh arrangement
  • FIG. 6G illustrates the signal forms associated with the adaptive memory refresh arrangement of FIG. 6F
  • FIG. 6H illustrates a first refresh circuit
  • FIG. 6I illustrates refresh circuity having an analog implicit servo
  • FIG. 6J illustrates hybrid refresh circuitry having an implicit servo
  • FIG. 6K illustrates an adaptive memory refresh arrangement having a plurality of reference signals
  • FIG. 6L illustrates signal forms associated with the adaptive memory refresh arrangement of FIG. 6K
  • FIG. 6M illustrates a bias refresh circuit
  • FIG. 6N illustrates a refresh circuitry having an analog implicit servo
  • FIG. 6O illustrates a hybrid refresh circuit having a hybrid implicit servo
  • FIG. 6P illustrates an analog scale factor refresh implicit servo in combination with a bias refresh circuit
  • FIG. 6Q illustrates a hybrid scale factor refresh implicit servo in combination with a bias refresh circuit
  • FIG. 6R illustrates combined scale factor and bias refresh circuits in parallel form
  • FIGS. 6S and 6T illustrate combined scale factor and bias refresh circuits using both analog and hybrid implicit servos for scale factor refresh with parallel bias and scale factor refresh circuits.
  • FIG. 6A through FIG. 6E herein and the descriptions related thereto are substantially the same as FIG. 9A through FIG. 9E respectively and the descriptions related thereto as set forth in parent applications Ser. No. 490,816; Ser. No. 522,559; and Ser. No. 550,231.
  • FIG. 6F through FIG. 6J herein and the decriptions related thereto are substantially the same as FIG. 9F through FIG. 9J respectively and the description related thereto as set forth in parent applications Ser. No. 522,559 and Ser. No. 550,231.
  • the components shown in the figures have been assigned general reference numerals and a description of each such component is given in the following detailed description.
  • the components in the figures have been assigned three-digit reference numerals wherein the hundreds-digit of the reference numeral is related to the figure number except that the same component appearing in successive figures has maintained the first reference numeral.
  • the components in FIG. 1 have 100 series reference numerals (100 et seq)
  • the components in FIG. 2 have 200 series reference numerals (200 et seq)
  • the components in FIG. 3 have 300 series reference numerals (300 et seq)
  • the components in FIG. 4 have 400 series reference numerals (400 et seq)
  • the components in FIG. 5 have 500 series reference numerals (500 et seq)
  • the components in FIG. 6 have 900 series reference numerals (900 et seq).
  • Reference numerals may herein be presented either with alphabetical characters or without alphabetical characters; wherein corresponding reference numerals with or without alphabetical characters show relationships therebetween and alphabetical characters show alternatives therebetween.
  • FET component 992 (FIG. 6F) is related to FET components 992A and 992B (FIG. 6K) as being related but alternated embodiments; wherein these alternate devices include corresponding reference numerals to show relationships therebetween and further include alphabetical designations to identify distinctions therebetween.
  • the electronic memory arrangement of the present invention can take any of a number of possible forms. Preferred embodiments of several features of the present invention are shown in the accompanying figures and will be described in detail hereinafter.
  • Input signal 171 may be an analog input signal or a digital input signal for storing in shift register 174.
  • Write circuitry 172 writes information into CCD shift register 174 in response to input signal 171.
  • Shift register 174 shifts signals stored therein under control of control signals 176 from control logic 175 generated in response to clock signals CK 177 and input command signals CMND 178.
  • Signals shifted in register 174 are shifted out as signals 190 to read circuitry 179 to generate output signal 180.
  • Fixed signals 181 may be loaded into register 174 under control of ROM control logic 183 operating in response to clock signal CK 184 and command signal CMND 185.
  • Fixed signals 181 may be implicit in the memory structure or may be generated with ROM circuitry 182 operating under control of control signal 196 generated by ROM control logic 183 in response to clock signal 184 and command signal 185.
  • CCD shift register 174 having appropriate write circuitry 172 and read circuitry 179 and operating under control of CCD control logic 175 is well known in the art; wherein a preferred embodiment thereof is provided in copending applications incorporated herein by reference and further discussed with reference to FIG. 6 herein.
  • write circuitry 172, CCD shift register 174, and read circuitry 179 may be a single monolithic integrated circuit; wherein write circuitry 172 may comprise a monolithic write diode, CCD shift register 174 may comprise storage elements having triple electrodes deposited thereon for a three-phase clock system, and read circuitry 179 may comprise a monolithic sense amplifier and output amplifier.
  • CCD control logic 175 may generate three-phase clock signals 176 or any other well-known clock signals such as two-phase or four-phase clock signals to control shifting of information in register 174.
  • Control logic 175 may operate in response to a single clock signal 177 for generating multi-phase clock signals 176 and a command signal 178 for commanding shifting or non-shifting by enabling or disabling, respectively, control logic 175 for generating or not generating, respectively, multiple-phase clock signals 176.
  • Such elements and the interconnection and cooperation therebetween are well known in the art and widely described in the literature such as in the patents referenced herein.
  • the loading of signals into a CCD shift register such as the loading of parallel signals 181 into shift register 174 is well known in the art and may be performed in various ways such as by accumulating photo-optically generated charge or parallel transfer of signals with CCD circuit techniques. Further, new and unique ways of loading signals 181 into register 174 are herein provided using prior art circuit techniques in a unique manner such as accumulation of thermally generated charge which is similar to accumulating photo-electrically generated charge and such as accumulating electronically generated charge by connecting ROM charging circuits 182 to CCD elements in register 174.
  • output circuits may be used such as a generalized output circuit 192 for generating output signal 189; or an integration output circuit 191 for generating integration output signal 187; or any known output circuit.
  • ROM input signals 181 may be implicit in CCD register 174 such as by explicitly accumulating thermally generated or photo-electrically generated charge or may utilize external circuitry such as ROM circuitry 182 to provide ROM charge signals 181.
  • ROM control logic 183 may control ROM circuitry 182 to generate ROM signals 181, may control CCD register 174 to load ROM signals 181, and may control CCD control logic 175 to enable and disable shift register operations.
  • command signal 185 to ROM control logic 183 may command readout of ROM information such as with signal 180.
  • Command signal 185 may enable a circuit such as a well-known one-shot multivibrator to generate a predetermined duration pulse signal 196 to enable ROM circuit 182 to generate charge signals 181 for loading into register 174 and pulse signal 186 to disable CCD control logic 175 to discontinue shifting of register 174 until charge accumulation has been completed.
  • Completion of the fixed duration signal 196 may disable ROM circuits 182 from generating additional charge and may control shifting of register 174 to shift out accumulated charge signals with register 174 as output signal 180 to external circuitry.
  • Enabling and disabling of clock signals and use of one-shot multivibrators for time delays and timing signals is described in copending patent applications incorporated by reference herein and is well known in the art, and therefore need not be described in greater detail herein. Further, loading of parallel signals into a serial register and outputting of the signals loaded in parallel as serial signals is well known in the art and therefore need not be described further herein.
  • CCD shift register 174 Detailed embodiments of CCD shift register 174 are shown in FIG. 6 hereinafter and detailed embodiments of ROM circuit 182 and the use thereof in memory system 170 is shown in FIG. 2 hereinafter. Further, the manner in which signals 181 are formed as fixed signals and the manner in which signals 181 are formed as analog signals will be described in detail with reference to FIG. 2 hereinafter.
  • register 174 may be a bucket-brigade device, a bubble memory device, a magnetostrictive delay line, or other devices.
  • fixed signals may be charge signals 181 loaded into CCD register 174 in either explicit form with ROM circuit 182 or in implicit form such as by accumulating thermally generated or optically generated charge or may be other signals for other circuit types such as voltage signals, current signals, acoustical signals, illumination signals, or other signals.
  • register 174 may be exemplified by acoustical propogation in an acoustic surface wave (SAW) device and ROM circuitry 182 may be electrodes for introducing acoustical signals.
  • SAW acoustic surface wave
  • ROM circuitry 182 may be implemented as an optical masking arrangement to implicitly generate photo-optically generated fixed charge signals 181.
  • random access such as with a conventional random access memory (RAM) may be used in place of the CCD shift register shown for a preferred embodiment. Therefore, the specific embodiment described for a CCD arrangement with reference to FIG. 1 merely exemplifies the broad scope of the present invention and is not intended to be limited to the presently preferred specific embodiment described herein.
  • RAM random access memory
  • the arrangement shown in FIG. 1 has a single block of ROM circuits 182 for loading fixed signals 181 into register 174.
  • a plurality of ROM circuits 182 may be connected having corresponding charge signals 181 connected together such as ORed together so that an appropriate ROM circuit 182 out of a plurality of ROM circuits may be selected such as by selection of the appropriate one-shot signal 225 (FIGS. 2B-2D and 3B) to select a block of ROM circuits to load fixed information into register 174.
  • the various portions of the memory system illustrated in FIG. 1 may be implemented with similar monolithic integrated circuit processes such as the well-known MOS technology to provide a fully monolithic memory system, thereby providing still further advantages.
  • register 174 may be a conventional volatile CCD shift register for storing input information 171 and for generating stored output information 180 in addition to receiving fixed input information 181 for generating fixed output information 180.
  • This dual function capability of memory system 170 and particularly register 174 is considered to provide important advantages in electronic system implementation.
  • FIG. 2 shows a CCD memory in the form of a conventional three-phase clocked CCD register which is modified to incorporate the features of the present invention. Because of this high level of detail in the disclosure, it is desirable to assume a particular illustrative configuration, herein selected as a three-phase clocked CCD register system. For example, FIGS.
  • FIGS. 2A-2D show three-phase clock signals P1, P2, and P3 which are used to sequence charge signals from a first to a second and to a third CCD electrode in a well-known manner, wherein construction and use of three-phase signal generators, three-phase clock interconnections, three-phase CCD registers, and three-phase CCD electrodes are well known in the art and are shown herein in schematic and illustrative form for simplicity of discussion. Such a specific embodiment is provided merely for illustrative purposes and is not intended to limit the scope of the present invention.
  • Electrode and schematic break notations are lined up vertically in the plane of the page of FIG. 2 and reference numerals 210-222 apply to corresponding electrode and break notations for each of FIGS. 2A-2D.
  • three-phase clock signals P1-P3 are shown for each of the preferred embodiments and shown connected to corresponding CCD electrodes for each of the preferred embodiments in FIG. 2.
  • Other corresponding elements and signals are provided with corresponding notations in FIGS. 2A-2D.
  • electrode triplets for each memory element, wherein the adjacent electrode triplet connected to clock signals P1, P2, and P3 form a memory element with signal transfer capability.
  • electrodes 210, 213, 216, and 219 are shown having the ROM parameter formed therewith and are associated with the second transfer electrodes 211, 214, 217, and 220 respectively and the third transfer electrodes 212, 215, 218, and 221 respectively.
  • each electrode triplet may have the analog ROM parameter constructed therewith where, for example, each of the electrodes in each electrode triplet shown in each of FIGS. 2A-2D may be structured as shown for the signal electrode 210, 213, 216, and 219 in each of FIGS. 2A-2D to have ROM capability for the plurality of electrodes associated with a triplet memory element.
  • electrodes 211 and 212 may be masked as shown for electrode 210 (FIG.
  • electrodes 211 and 212 may be connected either with or without diodes to resistor R0 or to similar resistors as shown for electrode 210 (FIG. 2B): electrodes 211 and 212 may have sizes related to the size of electrode 210 (FIG. 2C); and electrodes 211 and 212 may have ROM transfer electrodes connected thereto such as electrodes 210R, 210A and 210B for electrode 210 (FIG. 2D).
  • a group of corresponding electrodes for each memory element may be herein referred to by the clock phase connected thereto wherein for example electrodes 210, 213, 216, and 219 may be referred to as the P1 electrodes.
  • a memory element may comprise a plurality of electrodes such as three electrodes for the three-phase memory system discussed with reference to FIG. 2, wherein a memory element or memory cell may be herein referred to by the electrode shown as the P1 electrode for that particular cell.
  • the memory cell comprising electrodes 210-212 may be referred to as memory element 210.
  • Photo-optical CCD arrangements are well known in the art such as for CCD television cameras, where illumination 205 is focused upon electrodes 210-221 providing charge accumulation on an illuminated electrode that is proportional to the intensity of the illumination. If illumination 205 is uniform over the array of electrodes 210-221 and if a mask is provided for each electrode such as mask 230 (which is shown continuous but broken at point 222), the charge accumulation on each electrode in response to the uniform illumination is proportional to the size of the sensitive area which can be considered proportional to the size of the unmasked electrode portion such as the cross-hatched portions of the P1 electrodes shown outside of mask 230 (FIG. 2A).
  • electrode 210 the active area of electrode 210 is shown greater than the active area of electrode 213 illustrated with the unmasked (cross-hatched) portions of these electrodes; wherein photo-electrically generated charge is proportionately greater for electrode 210 than for electrode 213.
  • electrode 216 has the greatest magnitude analog ROM parameter followed by electrodes 219, 210, and 213 having progressively decreasing analog magnitudes for ROM parameters.
  • the CCD register shown in FIG. 2A may be a conventional photo-electric CCD device including control electronics for exposing, accumulating, and outputting signals. Such conventional exposure, charge accumulation, and outputting of information may be used for the other embodiments shown in FIGS. 2B-2D.
  • charge accumulation for each P1 electrode is proportional to the unmasked area, or sensitive area, or cross-hatched area (FIG. 2A) and therefore a group of related charge signals having predetermined relative magnitudes can be provided.
  • a scale factor parameter may be intensity of illumination 205 and a bias parameter may be thermally generated charge accumulation during the exposure and shifting time; wherein scale factor and bias errors may be measured and/or reduced such as with the adaptive compensation arrangements shown in FIG. 6 herein.
  • Masking of integrated circuits is well known in the art such as using thin film techniques with photo-resist or passivation technologies, using thick film techniques such as silk screening and depositions, and using other such methods.
  • a command pulse 224 may be processed with circuitry 223 such as a one-shot multivibrator for generating a precision pulse signal 225 which is conducted through charging resistor R C (FIGS. 2B and 2C) and through ROM selectable resistors R 0 , R 3 , R 6 , and R 9 226 (FIG. 2B) to charge P1 electrodes.
  • Diodes 227 may be used for electrical isolation. The amount of charge accumulated on each P1 electrode may be related to the magnitude of the charging resistance, which is the charging resistance R C (FIGS. 2B and 2C) and the ROM parameter charging resistance 226 (FIG.
  • the arrangement shown in FIG. 2B has constant dimension electrodes (implying constant capacitance values) and selectable resistor values and the arrangement shown in FIG. 2C has constant charging resistor values (implied by charging resistor R C being common to all electrodes) and selectable P1 electrode capacitance values (implied by the selectable dimensions of the P1 electrodes).
  • multiple-phase shifting operations may be initiated with clock signals P1-P3 as is well known in the art.
  • the P1 electrodes accumulating ROM related charge may be excited by maintaining the P1 clock signal constant for charge accumulation and by disabling the P2 and P3 clock signals to minimize charge accumulation such as thermally generated charge accumulation on the P2 and P3 electrodes.
  • Charge accumulation may be provided with photoelectrically generated charge 205 in response to illumination signal 205 or with thermally generated charge in response to thermal signal 206; wherein electrically generated charge through diodes 227 to the P1 electrodes may be eliminated from this embodiment.
  • the photo-optically generated charge or thermally generated charge may be accumulated in proportion to the dimensions of the electrode.
  • Unmasked P1 electrodes may provide photo-electric charge accumulation proportional to the area of the electrode exposed to the illumination and thermally generated charge may be accumulated in proportion to the area of the electrode.
  • the P1 electrodes are shown having a dimension above the bias dimension 228 proportional to the ROM parameter; wherein the bias dimension 228 is shown as the dimension for the P2 and P3 electrodes for purposes of illustration.
  • Charge may be accumulated in response to illumination signal 205 or thermal signal 206 for a period of time and may then be shifted out of the memory as is well known for CCD imaging arrays.
  • Charge accumulation time should be such that the amount of charge accumulated during the accumulation period does not exceed the capacity of the smaller electrodes (such as the P2 and P3 electrodes) to insure that the smaller electrodes will not be saturated as the accumulated charge from the larger electrodes (such as the P1 electrodes) are shifted through the register. Therefore, the charging time limits the maximum charge and the area of the P1 electrodes determines the magnitude of the charge to provide ROM analog parameters that will not saturate the register.
  • An adaptive compensation arrangement may be used, where one of the P2 or P3 electrode signals may be used as a bias signal and one of the P1 electrode signals may be used as a scale factor signal or alternately P1 electrode signals may be used for both bias and scale factor signals in accordance with the adaptive compensation arrangement shown in FIG. 6F et seq.
  • Charge accumulation may be provided with an independent set of electrodes, the R electrodes, wherein charging may be provided with electrical charging through diodes 227 and charging resistor R C as discussed with reference to FIG. 2C above; or may be photo-electric charging as discussed with reference to FIGS. 2A and 2C above; or may be thermal charging as discussed with reference to FIG. 2C above.
  • R electrodes may be constant in dimension and may be charged through weighted resistors as discussed with reference to FIG. 2B above or alternately R electrodes may have controllable capacitance and controllable resistance associated therewith for having a selectable RC time constant, as discussed with reference to FIGS. 2B and 2C above.
  • auxiliary electrodes R may be charged to a level related to a desired ROM parameter.
  • These ROM parameters may be stored on the R electrodes as analog charge accumulated with any of the above-listed methods or with other methods that will become obvious to those skilled in the art from the teachings herein.
  • the charge accumulated on the R electrodes may be transferred through transfer electrodes A and B to the P1 electrodes of the CCD shift register. Transfer may be provided with a three-phase clock having the corresponding R, A, and B electrodes of the parallel transfer shift register as being the three-phase triplet electrodes associated with a memory element. Parallel transfer of information through the R, A, and B electrodes into the shift register and then serial transfer of the shift register information through the P1, P2, and P3 electrodes is well known in the art and need not be described in greater detail herein.
  • register 174 It may be desirable to clear register 174 prior to charge accumulation operations. Such register clearing may be provided by rapidly shifting all of the information out of register 174 to minimize photo-electrically and thermally generated charge accumulation and disabling electrical inputs into register 174 to minimize electrically generated charge accumulation.
  • Diodes, charging resistors, and various other components may be used as required; wherein certain diodes and resistors are shown herein in order to exemplify the use of such components, but not to establish a requirement.
  • charging resistor R C merely sets a time constant for charging of the P1 electrodes (FIGS. 2B-2D).
  • diodes D 0 , D 3 , D 6 , and D 9 are shown for illustrative purposes to provide isolation between enable signal 225 and the P1 electrodes.
  • one-shot multivibrator 223 is shown for generating output pulse 225 having a prescribed pulse width in response to input ROM command pulse 224 which may be a digital signal or other type of command signal.
  • element 223 may include amplitude control circuits such as for providing a precise voltage amplitude for pulse 225, a precise current for pulse 225, or other pulse characteristics.
  • variations in charging signals such as illumination signals 205, thermal signals 206, and electrical pulse 225 may be compensated for with the adaptive refresh arrangement shown in FIG. 9 herein.
  • one of the P1 electrodes may be a reference electrode for providing a reference signal used to compensate the other signals such as for scale factor compensation or a plurality of the P1 electrodes may be reference electrodes for providing a plurality of reference signals such as for bias and scale factor compensation.
  • electrodes 216 having a large charge signal impressed thereon may be used for a scale factor reference signal and electrodes 213 having a small charge signal impressed thereon may be used for a bias reference signal consistent with the adaptive compensation arrangements shown in FIG. 6F et seq herein.
  • each of the presently preferred embodiments shown in FIGS. 2A-2D have consistent structure and consistent magnitudes for cross-referencing therebetween.
  • the exposed electrodes shown in cross-hatched form in FIG. 2A have a cross-hatched dimension proportional to the ROM signal amplitude; wherein the relative magnitudes of these cross-hatched segments are consistent with FIG. 2B wherein resistors R 0 , R 3 , R 6 , and R 9 (FIG. 2B) may have values proportional to the cross-hatched dimensions of the exposed electrodes shown in FIG. 2A; wherein dimensions of the P1 electrodes (FIG. 2C) may be consistent with the ROM parameters of corresponding electrodes in FIG. 2A; and wherein the dimensions of each ROM electrode R (FIG. 2D) may be consistent with the dimensions of the cross-hatched electrodes of FIG. 2A for consistency of discussion of these presently preferred embodiments.
  • One feature of the present invention is a fully monolithic memory arrangement wherein it is herein intended that all elements may be provided on the monolithic structure such as monolithic resistors R C , R 0 , R 3 , R 6 , and R 9 ; diodes D 0 , D 3 , D 6 , and D 9 ; and control electronics such as circuit 223.
  • a digital ROM embodiment is a simplified version of an analog ROM, wherein the digital ROM merely has two amplitude levels instead of a plurality of intermediate amplitude levels; wherein the two digital amplitude levels may be the highest level and the lowest level or the scale factor level and the bias level such as discussed for the adaptive compensation arrangement with reference to FIG. 6. Therefore, any references herein to an analog ROM or an ROM in general is also intended to imply a digital ROM as an alternate embodiment.
  • FIG. 2A shows a simplified photo-optical CCD electrode pattern to exemplify the ROM photo-optical mask teaching of the present invention.
  • Well-known photo-optical CCDs accumulate photo-optically generated charge with an electrode from a sensitive charge generating area. For simplicity, the sensitive charge generating area is illustrated as the electrode area.
  • well-known photo-optical CCDs use one set of accumulating electrodes and another set of shifting electrodes (similar to the arrangement shown in FIG. 2D) but for simplicity of illustration these accumulating and shifting electrode functions are shown combined into one set of electrodes.
  • Control electronics for CCD registers will now be discussed in simplified form to illustrate implementations thereof, although many other control arrangements are well known in the art and may be used with the system of the present invention.
  • An inverted clock signal CK is input to an NAND-gate 310 and is controlled with the enable signal. When enabled, the clock signal is inverted with gate 310 and applied to counter 311.
  • Counter 311 sequences through a plurality of states such as with a two-state counter having two output signals Q A and Q B .
  • Decoder 312 may decode counter signals Q A and Q B to provide one of four output signals E1-E4 related to the state of counter signals Q A and Q B .
  • Decoder output signals E1-E4 may be used directly as multiphase clock signals or may be logically combined to provide other clock signals.
  • overlapping clock signals such as for the P1 signal overlapping the P2 signal during the transition therebetween, the P2 signal overlapping the P3 signal during the transition therebetween, and the P3 signal overlapping the P1 signal during the transition therebetween; but where all three signals P1-P3 do not overlap at the same time.
  • This can be achieved by ORing together the E1 and E2 signals with OR-gate 313 to form the P1 signal; ORing together the E2 and E3 signals with OR-gate 314 to form the P2 signal; and ORing together the E3, E4, and E1 signals with OR-gate 315 to form the P3 signal to use up the remainder of the four-bit counter times and to overlap the P1 signal.
  • NAND-gate 310 may be an S/N 7400 gate
  • counter 311 may be an S/N 7493 counter
  • decoder 312 may be an S/N 7445 decoder
  • OR-gates 313 and 314 may be S/N 7432 gates.
  • a word counter 316 is conventionally used to count shift clock pulses to maintain track of the information being shifted out of a shift register.
  • NAND-gate 317 may be used to logically combine a plurality of word counter outputs to detect the last word, or the first word, or a selected word in the count sequence. For example, when word counter 316 has a maximum output of all-ones, indicative of the last word being shifted out of the shift register; the all-one condition detected by gate 317 generates a low output signal 224 indicative of the last word being output.
  • Signal 224 enables one-shot 223 which may be a one-shot multivibrator or synchronous one-shot circuit to generate a single charging pulse 225 (FIGS. 2B-2D and 3B) to initiate charging of the CCD electrodes with the fixed parameter prior to again enabling shifting operations with the next cycle of word counter 316.
  • one-shot 223 which may be a one-shot multivibrator or synchronous one-shot circuit to generate a single charging pulse 225 (FIGS. 2B-2D and 3B) to initiate charging of the CCD electrodes with the fixed parameter prior to again enabling shifting operations with the next cycle of word counter 316.
  • the CCD shift register may also be used for alterable memory storage, wherein the ROM parameter can be disabled with signal 319 disabling gate 317 to disable circuit 223 to prevent generation of ROM command pulse 225; thereby making the CCD register available for alterable memory operations.
  • These memory output control circuits may be implemented with commercially available integrated circuits, wherein counter 316 may be an S/N 7493 counter, NAND-gate 317 may be an S/N 7430 gate, and one-shot 223 may be an S/N 74121 monostable multivibrator or alternately may be a synchronous one-shot as discussed in copending patent application Ser. No. 754,660 with reference to FIG. 4H at page 36 line 4 to page 37 line 23 therein.
  • FIG. 2A An improved filtering arrangement will now be discussed with reference to FIG. 2A.
  • this filtering arrangement will be discussed in the embodiment of an electro-optical, analog, CCD, correlator arrangement; this description merely exemplifies the general principles of implementing any of multitudes of filters which may be analog or digital and which may be correlator, Fourier transform, matched filter, or other filter types with CCD or other technologies for applications such as pattern recognition and signal processing.
  • Correlation is implemented by obtaining a plurality of signal samples, multiplying each signal sample by a related constant parameter, and then summing all of the products as is well known in the art.
  • the input signal samples are illumination signal samples projected on a CCD imaging array
  • the reference signal samples are defined by masking of illumination sensitive elements of a CCD array
  • the summation is provided with an analog integrator at the output of the shift register.
  • a well-known imaging CCD array may be modified by providing a mask 230 as discussed with reference to FIG. 2A above, wherein the unmasked sensitive areas (shown in cross-hatched form) represent a constant magnitude or ROM parameter.
  • An illumination image projected on the masked CCD array provides charge accumulation that is a function of (1) the intensity of illumination exposing a sensitive CCD element and (2) the dimensions of the sensitive CCD element. Therefore the charge accumulation may be proportional to both of these parameters, illumination sample intensity and masked sample dimensions, resulting in charge accumulation related to the product thereof.
  • the CCD shift register may shift the products out of the shift register and into a summing or integrating circuit such as circuit 191 (FIG. 1) for integration of CCD output signal samples 180 to provide integrated correlated output signal samples 187.
  • Buss provides for electronic generation of each of two sets of signal samples, electronic multiplication between corresponding sets of samples, and integration with a summing amplifier SA (FIGS. 1 and 2 therein). This is significantly different from the correlator feature of the present invention which provides multiplication with an extremely simple CCD photo-optical structure.
  • the summing of the photo-electrically generated products, generated in accordance with the teachings of the present invention may be performed in parallel in a manner illustrated in the referenced Buss patent.
  • an optical image 205 may be focused and swept across the masked CCD array (FIG. 2A) to attempt to determine a peak output signal 187; indicative of correlation between a masked reference signature and an illumination image.
  • Optical sweep techniques are well known in the art and are performed with oscillating mirrors and other mechanical devices. Alternately, a solid state liquid crystal scanning arrangement is discussed in copending patent applications Ser. No. 727,330 and Ser. No. 730,756 referenced herein.
  • a changeable mask selected from a plurality of masks may be interposed between an illumination source and an imaging CCD array such as with a slide or microfilm image. Illumination that is masked by the interposed selected mask may be projected onto the CCD imaging array to implement the above-described correlator having a changeable mask arrangement.
  • an image may be scanned across the mask for projection of a scanned mask image onto the CCD imaging array for correlation, as discussed above for the permanent mask embodiment.
  • the scanned image may be a picture of a fingerprint, a persian rug, an acoustical signal from an anti-submarine warfare oscillagram, or any other pictorial signal requiring correlation with a predetermined signature.
  • Correlation is improved if the images of the reference and the input patterns have the same size and orientation. Size may be adjusted with projection arrangements of lenses or other well-known optical devices such as a well-known zoom lens which may preserve focus while changing dimensions. Further, angular orientation may be controlled with well-known optics such as with a well-known dove prism or with a rotational holding fixture which may be rotated to control angular orientation of an image. For the rotational optics, a preferred embodiment would place the rotational optics inbetween the input pattern and the fixed or masked pattern.
  • either the mask reference image may be rotated, or the input image may be rotated, or both may be rotated to provide proper angular orientation therebetween.
  • relative position may be controlled with well-known scanning optics or positioning devices. Such arrangements are described in referenced applications Ser. No. 152,105 and Ser. No. 366,714 and continuations therefrom.
  • the masking arrangement of the present invention has been discussed with reference to FIG. 2A using an opaque mask.
  • the mask may have various degrees of transmissivity (constructed with well-known methods such as photographic methods) and need not be fully opaque, wherein the product parameter will be related to the illumination sample intensity and the masked area as discussed above and further will be related to the mask transmissivity for the present embodiment.
  • mask 230 may fully overlay all of the CCD element sensitive areas so that the fixed parameters are not area, but may have selected transmissivity, wherein the fixed parameter may be transmissivity and which operates in the same manner as discussed above for the opaque area mask.
  • System 400 includes source 410 for generating illumination 411 which is processed with optics, images, and masks to generate processed illumination 421 for conversion with CCD electronics 422.
  • Source 410 generates illumination 411 which may be processed with input optics 412 to generate preprocessed illumination 413 for illuminating image 414.
  • Image illumination 415 may be processed with intermediate optics 416 for generating processed image illumination 417 for illuminating mask 418 to generated masked image illumination 419 which may be projected on CCD electronics 422 with projection optics 420 generating projection illumination 421.
  • Filtered output signal 427 may be recorded, processed, or analyzed with well-known means and methods.
  • Rotation control 423 may be any convenient rotation control but in a preferred embodiment may be implemented as discussed in referenced applications Ser. No. 152,105 and Ser. No. 366,714 and continuing applications therefrom.
  • Rotation control 423 may rotate image 414 with linkage 424, optics 416 with linkage 425, mask 418 with linkage 426, or with other well-known methods.
  • Image and/or mask rotation may be implemented as mechanical rotation of insertable images and/or masks.
  • Optics rotation may use a well-known dove prism arrangement.
  • Source 410 and optics 412, 416, and 420 may be any well-known devices such as a projection bulb for source 410 and lenses, filters, fiber optics, prisms, sweep or scanning optics, etc for optics 412, 416, and 420 implemented in well-known arrangements. Further, optics 412, 416, or 420 may include a zoom lens for image dimensional control and may include a dove prism for rotational control. Image 414 and mask 418 may be exemplified with photographic slides and CCD electronics mya be exemplified with a conventional CCD image sensor.
  • a CCD input/output arrangement will now be discussed in the context of a reverberation unit for a hi-fi audio system with reference to FIG. 5.
  • Reverberation provides the function of mixing signals having different delays to provide the effect of sound echos. It is herein intended that this reverberation unit be illustrative of the broader teachings of the present invention which are directed to arrangements for inputting and outputting information with shift registers such as a CCD shift register.
  • one or more audio mixers and/or a CCD shift register may be provided for receiving audio input signals, delaying audio signals, and generating audio output signals.
  • a patchboard network may be provided for conveniently interconnecting input signals and output signals.
  • a summing operation can either be performed with mixer 502 using explicit summing or with CCD input signals 505 using implicit CCD summing.
  • Delay is provided with CCD register 501 under control of a clock such as a three-phase clock described herein. Delays may be selected with output taps providing output signals 506 from different stages of shift register 501.
  • clock frequency may be controlled to provide controllable time delays through shift register 501 as described for the CCD beamformer application discussed herein with reference to FIG. 6B.
  • a programmable reverberation feature will now be discussed.
  • a patchboard reverberation programmer will be discussed to exemplify the more general features of the present invention, wherein the disclosed patchboard arrangement is exemplary of other electro-mechanical, electronic, and programmable interconnecting arrangements.
  • Well-known analog computers have patchboards for programming including a board structure for mounting female plugs, female connectors connected to electrical input and output signals, and jumper wires having male connectors at both ends for connecting between patchboard mounted female connectors.
  • FIG. 5 A schematic patchboard notation is used in FIG. 5, wherein an arrowhead is used to indicate a patchboard plur or jumper plug.
  • arrowhead 513 may indicate a male plug terminating jumper wire 504 and arrowhead 514 may indicate a female plug mounted to a patchboard.
  • Register 501 may be any well-known register, but in a preferred embodiment is a CCD shift register and may have a plurality of parallel inputs 504 and 505 and/or a plurality of parallel outputs 506 and 507.
  • Mixer 502 may be any mixer such as a commercially available audio signal mixer or such as an operational amplifier 508 having a plurality of summing resistors 512 for summing together or mixing a plurality of input signals 503 as is well known in the circuit design art.
  • Mixer 502 may provide output signal 504 related to a sum of input signals 503.
  • Output signal 504 may be input to shift register 501 for shifting and time delay.
  • Time delayed output taps 506 located at different register stages may be connected to mixer inputs 503 or register inputs 505 for mixing or summing of signals having different time delays.
  • input signals 503 to mixer 502 and input signals 504 and 505 to register 501 may be the outputs of mixers such as signal 504 from mixer 502; or may be delayed output signals of register 501 such as output signals 506 and 507; or may be input signals from various devices 517 such as a microphone, a guitar amplifier, a record player, a tape playback unit, an AM radio, a citizen's band radio, or multitudes of other well-known input devices.
  • Signal conditioning for such input devices is well known in the electronics art, where such signals may be conditioned to be compatible with the arrangement of FIG. 5 by one skilled in the art from the prior art technology and from the teachings herein.
  • Output signals 504, 506, and 507 may be patched into output units such as a magnetic tape recorder for recording the processed signals, an amplifier and speaker arrangement for operator monitoring of the processed signals, a radio transmitter such as a Citizen's Band transmitter for transmitting the processed signals, or various other output devices.
  • Signal processing interfaces between register 501 and conventional output devices are well known in the audio art and may be used for interfacing therebetween.
  • Mixer 502 mixes input signals 503 with summing resistors 512 using amplifier 508 with feedback resistor 509 to generate mixed output signal 504.
  • Input signals 503 may be from various input devices such as device 510 or may be time delayed outputs of register 501.
  • Output signal 504 of mixer 502 may be input to register 501 at various stages of delay such as an undelayed input signal 504 or a delayed input signal 516.
  • Register 501 may receive input signals directly from input devices such as device 517, or from mixers such as mixers 502 with input signals 504 and 516, or from time delayed output signals 506 and 507 of the same shift register 501.
  • Output signals 506 and 507 may be selectively connected to output devices 520 and 521 or may be selectively connected to input signal connections 503 to mixer 502 and input signal connections 504 and 505 at different stages of delay of register 501.
  • Input signals 504 and 505 and output signals 506 and 507 may be interconnected for feedforward and/or feedback operations.
  • an output signal 506 having a first time delay may be connected to an input signal 505 having a second time delay. If the first time delay is greater than the second time delay, then a feedback connection is provided. If the second time delay is greater than the first time delay, then a feedforward connection is provided.
  • a programmable arrangement for summing signals and for time delaying signals using any of a plurality of types of output devices for generation of signals having programmable summation and time delay characteristics.
  • ROM of the present invention is described herein as a serial shift register ROM and is described in said copending application as being a random access ROM, one skilled in the art will be able to adapt the architecture of said data processor to utilize the ROM of the present invention.
  • data processors using disk and drum memories for permanent program and alterable data storage are well known in the art, wherein the CCD ROM shift register and alterable shift register arrangements of the present invention may be used to replace the disk and drum memories in such prior art computer architectures.
  • One such data processor is the Verdan computer manufactured by North American Aviation and used on the GAM-77 Hound Dog missile system. This data processor uses a small disk memory for program storage and for data storage, wherein the CCD ROM and CCD alterable memory of the present invention may be adapted by one skilled in the art to that type of data processor architecture from the teachings herein.
  • the CCD ROM and CCD alterable memory of the present invention may be used in the form of an off-line memory such as with prior art disk and drum memories.
  • the data processor may have a self-contained main memory for storing program and operand information, wherein the program information may be loaded from the off-line memory, and wherein well-known prior art disk or drum memories may be replaced by the improved ROM and alterable memories of the present invention.
  • Such a data processor architecture may load programs and data from a CCD off-line memory into the internal working memory which may be a well-known IC RAM such as used in micro-computers, then the data processor may execute the program from the internal RAM for processing information.
  • a data processor may have only low computational speed requirements but may have large program memory requirements.
  • a speech response data processor may be required to store large amounts of speech information for generating many words, but a word may not have to be generated any more rapidly than once per half second and word samples may not have to be generated any more rapidly than once every millisecond. This represents a computational requirement of possibly three orders of magnitude (1,000 times) slower than provided with conventional computers. Therefore, a serial memory including both ROM and alterable memory used in conjunction with a serial computer may provide both a low-cost memory and a low-cost processing capability.
  • One form of serial computer is described in said application Ser. No. 101,881. Another form of serial computer is the Verdan computer referenced above. Many other serial computers are well known in the art and may be adapted to use the serial ROM and serial alterable memory arrangements of the present invention from the teachings herein.
  • An incremental digital differential analyzer (DDA) and other processors may utilize the memory arrangements of the present invention.
  • DDA digital differential analyzer
  • one incremental-type structure is discussed in copending application Ser. No. 754,660 requiring a fixed constant memory register and an alterable memory register for incremental computational elements.
  • a serial CCD ROM may be used to store a fixed parameter and a serial alterable memory may be used to store an alterable parameter; wherein serial processor architectures such as DDA processor architectures are well known in the art.
  • analog output information in response to analog input information, but the information is processed under digital control.
  • Such applications can efficiently use the system of the present invention which can receive and store analog input information in the analog alterable memory; can store analog fixed information in the analog ROM; can process information under digital computer control as discussed for the improved processor architecture of the present invention or with the processor described in application Ser. No. 101,881; and can output analog information such as analog information stored in the analog memory arrangements of the present invention.
  • One such embodiment may be a digital audionic system of the form described in U.S. Pat. No.
  • CCDs Charged couple devices
  • CCDs may be used to provide signal processing in accordance with the present invention.
  • CCDs are well known in the art, being monolithic integrated circuits having charge storage and charge transfer capability.
  • the CCD may have one or more input terminals, one or more output terminals, and a plurality of charge transfer stages to "shift" the charge between stages. Arrangement of input stages, output stages, and transfer circuits are well known in the art.
  • a CCD will be considered as a circuit having input signal lines, output signal lines, and various shiftable stages coupling input and output lines.
  • the monolithic implementation of such a CCD is well known in the art and therefore will not be discussed herein.
  • CCD signal processors will be discussed with reference to FIG. 6 hereinafter in the embodiment of an acoustic imaging system.
  • These CCD signal processor arrangements are intended to be generally applicable for many signal processing uses that will become obvious to those skilled in the art from the teachings of the present invention.
  • this CCD signal processor arrangement may be used as a demodulator, multiplexer, or sample-and-hold circuit for use in systems including data acquisition, analog signal processing, computer peripheral, telemetry, and other systems.
  • a hybrid memory embodiment may be used as an off-line computer memory, an on-line computer memory, a disc memory replacement, an analog memory for an analog or hybrid computer, and other arrangements.
  • a signal processing arrangement in accordance with the present invention may use an analog memory device such as a charge coupled device (CCD) for processing analog signals.
  • Array input signals may be demodulated such as with electronic switches excited in response to a reference generator with the demodulated output signals being processed by a CCD memory.
  • Each of the demodulated input signals may be applied to an input line of a CCD for accumulation of the synchronously switched signals by integrating current in charge storage elements.
  • demodulation control signals may be deactivated and shifting control signals may be initiated to shift the analog signals stored in the CCD to provide a sequence of analog output signals related to a plurality of parallel input signals.
  • the reference generator may provide a chirp demodulation signal to synchronously demodulate input chirp signals.
  • the CCD may provide a multi-function capability including filtering of demodulated input signals and converting input signals from a parallel form to a serial form for sequential processing with time-shared chrcuits.
  • trace signals from transducers may be applied to a CCD in parallel at a plurality of input taps while the CCD is being clocked to shift the analog signal samples between taps.
  • the spacing between taps in relation to the clock frequency is controlled to be related to a wavelength characteristic of the signals from the transducer array, then the analog signals applied to each of a plurality of taps in sequence may be enhanced if the input signal period is similar to the inter-tap shifting period and the signals may be degraded if the above periods are not similar. Therefore, the CCD clock control signal and tap spacing may select a particular input spacial frequency period for enhancement, wherein the input spacial frequency period may be related to a direction of incident illumination which is herein termed beam forming. Variation of the CCD clock signal frequency will vary the inter-tap shift period and therefore will vary the period of input signal spacial frequency that will be enhanced, thereby controlling the direction of incident illumination that will be enhanced and therefore the incident illumination component that will be processed by the beam forming network.
  • a hybrid memory arrangement may be provided with an analog memory such as a CCD memory, wherein digital information may be provided to and received from the memory arrangement and wherein the memory arrangement may store information in an analog signal form.
  • Conversion of input information from digital form to analog form may be provided with a digital-to-analog converter for storage of analog signals and conversion of output signals from analog form to digital form may be provided with an analog-to-digital converter for outputting of digital information in response to stored analog information.
  • recirculation may be provided with analog signals or with digital signals.
  • the analog samples from the CCD memory may be converted to digital form with an analog-to-digital converter, recirculated to the digital input, and converted from digital to analog signal form with a digital-to-analog converter for storage in the CCD memory in analog signal form. Refreshing of analog signals and digital signals may be provided to compensate for degradation of analog signals as they are shifted through the CCD memory.
  • digital signals output from a hybrid memory may be rounded high to compensate for degradation towards a low level or may be rounded low to compensate for degradation towards a high level, wherein degradation of a signal shifted through an analog memory may be compensated by rounding the degraded output signal to a reference level, and wherein the degradation of the analog signal shifted through the memory may be less than the digital resolution of the round-off operation.
  • a refresh arrangement for a hybrid memory may be provided for detecting the amount of degradation of analog signals shifted through the memory and for refreshing the analog signals in response to the detected degradation.
  • a reference signal having a reference analog amplitude may be multiplexed with analog data signals input to an analog memory and shifted through the analog memory.
  • Refresh circuitry may sample the reference signal as indicative of the magnitude of the degradation and may refresh the analog signals from the analog memory in response to the amount of degradation of the reference signal.
  • a multiplexer arrangement may be provided for multiplexing an analog reference signal with the input analog data signals, where the multiplexer may be an analog mixer for selecting either an analog recirculation signal or an analog input signal and interspersing an analog reference signal therewith. Selection may be provided with digital logic controlling analog switches for selecting the appropriate source of an analog signal for input to the analog memory such as from a recirculation source, an input source, or a reference source.
  • Hybrid memory refresh circuitry may include a sample-and-hold network for sampling and storing the reference signal from the analog memory.
  • the output signal from the sample-and-hold circuit may be used to control a refresh circuit for controlling gain of an amplifier to selectively amplify the degraded analog signals to compensate for degradation caused by shifting through the analog memory.
  • the sampled reference signal may be used to control an AGC circuit for refreshing the analog signals.
  • the sampled reference signal may be used to control a multiplier circuit for multiplying the degraded signals by a signal related to the degradation of the signals.
  • An implicit servo arrangement may be provided for multiplying the degraded signals by the reciprocal of the reference signal amplitude, wherein the amount of gain or multiplication may be related to the proportional degradation of the signals.
  • the refresh circuitry may be implemented with analog signal processors, digital signal processors, and hybrid signal processors, where analog, digital, and hybrid multipliers are well known in the art.
  • An analog compositor may be implemented by inputting an analog trace signal to an analog shift register memory such as a CCD memory and shifting the analog memory to effectively sample the input trace signal, wherein each clock interval of the analog memory shift clock may be related to a sample interval of the analog signal input to the analog memory.
  • Control logic may initiate shifting of the analog memory in response to a synchronization signal related to the start of a trace signal.
  • each input sample may be added in analog signal form to a corresponding recirculated analog sample from the analog memory, wherein the adding of corresponding samples may be defined as a compositing operation.
  • a reference signal as described above for a hybrid memory refresh arrangement may be used in conjunction with the analog compositor arrangement for mitigating effects of degradation due to shifting of analog signals.
  • the analog signal samples may be shifted out of the analog memory to an analog-to-digital converter such as for correlation with a digital correlator or for processing with other analog or digital signal processing circuits.
  • phase sensitive demodulator and a multiplexer arrangement will now be described with reference to FIG. 6A. To exemplify this embodiment of the present invention, it will be described relative to the channel processing arrangment for an acoustic imaging system.
  • An array of transducer elements 910 is provided to generate transducer signals 912 with each element 911 generating an output signal 913 in response to acoustic inputs sensed by elements 910.
  • Signal processors 914 provide signal processing operations on signals 912, where these signal processing operations may include buffering, amplification, and noise filtering.
  • Processed transducer signals 915 and 916 may each be input to one switch or a pair of switches shown as field effect transistor (FET) switches 917 and 918.
  • FET field effect transistor
  • Reference generator 929 generates in-phase signal 930 and quadrature signal 931 for complex demodulation of processed signals 915.
  • reference generator 929 may have substantially the same frequency as the acoustic signals sensed by elements 910.
  • sampling or switching an AC signal with a reference signal will provide an output signal that is related to the component of the input signal that is in-phase with the reference signal. Therefore, in-phase reference signal 930 controls in-phase FETs 917 to provide in-phase demodulated signals and quadrature reference signal 931 controls quadrature FETs 918 to provide quadrature demodulated signals.
  • CCD 920 is implemented to receive and store a plurality of demodulated input signals 919 with corresponding charge storage and shift elements, where each storage element in CCD 920 sums or integrates the charge provided by each corresponding signal 919 which are switched or demodulated with FETs 917 and 918.
  • the amount of charge that is accumulated in each CCD storage element is related to the amplitude of the input signal and the time that switches 917 and 918 are conducting.
  • the summation of samples controlled with FETs 917 and 918 cause a charge to be stored that has a magnitude related to the phase related components of the input signal 915 which is samplied in-phase with the corresponding reference signal 930 or 931.
  • Input FETs 917 and 918 may have a charging time constant associated therewith such as with the on-resistance of the FET and the charging capacitance of the CCD.
  • the charging time constant may be increased by connecting resistors in series with FETs 917 and 918 or by reducing turn-on excitation of FETs 917 and 918 to provide a desired charging rate.
  • the charging time constant should be longer than the frequency of the input and reference signals to filter the demodulation switching transients.
  • Mode logic 921 controls system operations.
  • a plurality of modes may be provided with control signals including demodulate and integrate mode signals 924, shift signal 922 and convert signal 923. These signals control the sequential modes of operation of the system.
  • demodulate and integrate signal 924 enables reference generator 929 to generate in-phase signal 930 and quadrature signal 931 to sample input signals 915 with switches 917 and 918 to build-up charge in corresponding elements of CCD 920, which demodulates and filters processed signals 915.
  • the shift and convert mode may be enabled, and the demodulate and integrate mode may be disabled; thereby causing signals 930 and 931 to turn off or "open" switches 917 and 918 to prevent further charge accumulation in CCD 920.
  • Mode logic 921 may then generate clock pulses 922 to shift the stored charge through CCD 920 to output signal line 925.
  • Analog-to-digital converter (ADC) 926 may be controlled with convert signal 923 to convert analog output signal 925 to digital form as digital signals 927.
  • Clock signal 922 and convert signal 923 may be interleaved so that each analog signal 925 that is shifted out of CCD 920 will be converted with ADC 926 to provide sequential digital outut signals 927.
  • the plurality of demodulated and integrated signals may be stored in CCD 920 and may be sequentially or serially shifted out of CCD 920 as analog output signals 925 and may be converted to sequential digital signals 927 with ADC 926.
  • This arrangement provides a parallel-to-serial signal converter, which is known in the art as a multiplexer.
  • Mode logic 921 may be a well known counter and decoder arrangement such as a Texas Instruments counter S/N 7490 and decoder 7442. Gating of clock signals and generation of quadrature signals is discussed in copending patent applications which are incorporated herein by reference.
  • Input signals 919 excite related CCD elements when switches 917 and 918 are conducting, where the CCD elements effectively add new charge that is related to the amplitude of input signal 919 to the charge previously stored in the corresponding CCD element.
  • Prior art phase sensitive demodulators provide a switching arrangement and a filtering arrangement, wherein the filtering arrangement "smooths" switching transitions to provide a steady state output signal.
  • switches 917 and 918 in conjunction with CCD 920 provide operations similar to that used in prior art phase sensitive demodulators. For example, switches 917 and 918 will switch processed signals 915 in-phase with reference signals 930 and 931 and charge storage elements of CCD 920 will integrate or filter the sampled processed signals 919 to provide a steady state charge signal proportional to the phase related component of processed signals 919 as a steady state charge amplitude without switching transients.
  • the CCD demodulator and multiplexer embodiment has been described for a combined phase sensitive demodulator and multiplexer arrangement. It is herein intended that the demodulator arrangement and the multiplexer arrangement may be usable as separate arrangements and may be combined in a preferred embodiment of the present invention. Further, any reference to a demodulator with reference to the embodiment shown in FIG. 6A is also intended to exemplify a sample-and-hold arrangement wherein the demodulator arrangement described with reference to FIG. 6A provides a sample and storage operation under control of mode signals and therefore further exemplifies a sample-and-hold arrangement.
  • a plurality of samples may be added or integrated under control of the reference signals 930 and 931 using the storage and charge adding or charge integrating capabilities of the CCDs, exemplifying analog summation or integration and particularly analog summation or integration under control of digital logic signals.
  • a beam forming arrangement may be provided with a plurality of transducer elements for receiving incident illumination and a delay line having taps for introducing received energy from the transducers into the delay line. Assuming that the taps are equally spaced relative to the time delay therebetween, if the period of a signal introduced into the plurality of taps is equal to the time delay between taps, that signal may be reinforced at each tap and may exit the delay line having an amplitude related to the incident energy. If the period of the signal is different from the time delay between taps, the signal may not be reinforced to the same degree as in the above-mentioned case.
  • a plurality of transducers 910 are shown receiving illumination along lines 969 from source 964.
  • Transducer output signals 968 are connected to taps on CCD delay line 966.
  • the input signals 968 propagate along CCD delay line 966 in the direction shown by arrow 970 to be generated as output signal 971, which is related to the time variying summation of input signals 968 having time delays T1 on input lines 968. If the time delay between signal taps 968 is a fixed delay T1 corresponding to a wavelength and if the spacing between transducers 910 is related to wavelength ⁇ 1, then the delay line 966 will enhance the signals by summing the input components in-phase and outputting the time varying summation on signal line 971.
  • the incident illumination 969 has a frequency f1 with a wavelength ⁇ 1
  • energy coming from source 964 propagating in direction 973 parallel to the plane of transducers 910 will provide in-phase signal components at each of the transducers 910 for enhancement of signal 971.
  • an angle ⁇ may exist wherein the incident illumination projected upon transducer array 910 will have a wavelength component equal to ⁇ 1 and thereby satisfying the conditions for enhancement of output signal 971. Therefore, there is a relationship between spacing ⁇ 1 of transducer elements 910, time delay T1 between delay line taps 968, frequency of incident illumination, an angle-of-incidence ⁇ for signal enhancement.
  • a beam forming arrangement having a controllable illuminating frequency which defines the angle ⁇ viewed by the array 910.
  • a variable transmitter frequency such as provided with a VIBROSEIS chirp generator may be used with the beam forming arrangement of this inventive feature.
  • the signal that will be enhanced with delay line 966 is related to the frequency of the illumination and the angle ⁇ of incident illumination, wherein the component of wavelength in the plane of sensors 910 must be equal to distance ⁇ 1. Therefore, the lower the frequency the greater must be the angle ⁇ and the higher the frequency the smaller must be the angle ⁇ for enhancing signal 971.
  • signal 971 is related to the illuminated environment at an angle ⁇ that is determined by the frequency of the incident illumination. Therefore, the direction of received beam ⁇ is related to the frequency of the illumination, wherein the beam direction can be controlled by the illuminating frequency.
  • the output signal on line 925 is related to the magnitude of signals 919 and the time of charge accumulation related thereto. Assuming that the time of charge accumulation is related to the shift frequency, the output signal 925 will be related to the signal magnitude on lines 919 for the time of charge accumulation. As discussed relative to FIG. 9B for the delay line 966, the output signal 925 will be related to the frequency of the illuminating energy, the time delay between shifting stored signals between input lines 919 and the angle of incidence ⁇ of the illumination.
  • beam forming may be achieved with a CCD arrangement and beam angle ⁇ may be controlled by the frequency of clock signal 922.
  • switches 917 and 918 may be used for demodulating the input signals 916 or may be controlled to be conductive or "on" to provide greater similarity to the delay line embodiment discussed with reference to FIG. 9B.
  • the modes of integrate or shift as discussed for the demodulator and multiplexer arrangement with reference to FIG. 6A are interleaved as alternate integrate (sample) and shift commands for the beam forming feature of the present invention; wherein mode logic 921 may command integrate, shift, integrate, shift, etc. as alternate operations or interleaved operations for beam forming of input signals.
  • Memories for storing digital information in digital form are well known in the art and include digital shift registers, disc memories, and magnetic tape.
  • a "digital" memory is provided for storing information in analog signal form and for operating in conjunction with a digital system as a digital memory.
  • the storage of information in analog signal form and the conversion between digital and analog signals for storage, for input, or for output will herein be termed a hybrid memory arrangement.
  • analog signals may be stored and shifted within CCD memory 932 to an accuracy that, for this example, will be assumed to be better than one part in 256 or 8-bits of digital resolution.
  • An analog signal having such resolution may require only a single shiftable memory cell.
  • Digital signals stored and shiftable in CCD memory 932 having such digital resolution would require 8-bits of digital resolution to provide a resolution of one part in 256.
  • an improvement in storage capacity by a factor of eight may be achieved, where 8-bit resolution analog information may be stored and shifted in CCD memory 932 requiring only one-eighth of the number of storage elements that would be required to store and shift 8-bit resolution digital information in CCD memory 932.
  • ADC resolution is worse than DAC resolution which is worse than signal degradation through the CCD; where DAC and ADC resolution can be set to be worse than signal degradation.
  • ADC 934 is assumed to have a conversion precision of 8-bits or one part in 256 for the present example, where this resolution is assumed to be greater than the degradation of the stored information in CCD memory 932.
  • DAC 933 is assumed to have a resolution greater than the resolution of ADC 934, which will be 9-bits or one part in 512 for the present example.
  • DAC 933 may have greater resolution than ADC 934, where the state of the least significant bit of DAC 933 may be considered to have no "significance” and therefore may be set to either the one or the zero state without affecting the operation of hybrid memory 902. Therefore, in accordance with the present invention, the least significant bit of DAC 933, which is a "non-significant bit", will be set to the one-state so that input analog signal 949 will always be on the high side of the permissible input signal variation, where any signal degradation through CCD memory 932 will merely be degradation of a part of the "non-significant" information or degradation of information that is always on the high side of the permissible variations within the resolution of ADC 934.
  • analog signal 949 is degraded as it is shifted through CCD memory 932, the degradation will be less than the "insignificant" bit or “bias” imposed on signal 949 by DAC 933.
  • This bias does not overlap to the next count of ADC 934 because it is also less than the resolution of ADC 934. Therefore, degradation of analog signal 949 through CCD memory 932 may be less than the bias signal due to this "insignificant" bias bit in DAC 933 and therefore can never be degraded to the next lower count associated with ADC 934.
  • ADC 934 converts signal 957 and rounds-off the output digital number to amplitude 956.
  • the digital number related to amplitude 956 is recirculated as signals 938A and 938B to DAC 933 which converts amplitude 956 to an analog signal level and introduces an "insignificant" bit or bias having an amplitude VB which is less than the resolution increment between resolution amplitudes 956 and 955 but which is greater than the degradation of the signal 949 when shifted through CCD memory 932.
  • input signal 949 will have an amplitude that is equal to amplitude 956 plus the bias amplitude VB for a total amplitude shown as amplitude 958.
  • analog input signal 949 is shifted through memory 932, it is degraded toward amplitude 959 and output as signal 936.
  • conversion of signal 936 having amplitude 959 with ADC 934 provides amplitude 956, which is again recirculated and converted to amplitude 950 and again shifted through CCD memory 932. Therefore, the roundoff with ADC 934 and the introduction of bias VB with DAC 933 automatically compensates for degradation of the signal shifted through memory 932, thereby precluding an accumulation of error; neither round-off, nor bias, nor memory shift related degradation.
  • Rounding high may be accomplished with well known analog biasing, digital biasing, adding one digital increment, or other well known rounding techniques.
  • a "non-significant" or bias bit may be set to a fixed state to bias the digital number to the high side for a "round-high" arrangement.
  • biasing and round-off of signals has been shown using digital techniques.
  • Other bias and round-off techniques may be used.
  • analog biasing such as with summing resistors or by scaling the signals may be used.
  • round-off may be achieved with digitizing a signal.
  • CCD memory 932 stores information under control of clock signal 943.
  • the information is loaded as signal 949 and output as signal 936 in serial form.
  • These signals may be analog level signals or digital single-bit signals.
  • Refresh circuit 996 refreshes memory output signal 936 for output and for recirculation as signal 960.
  • the output signal from the memory system may be the unrefreshed memory signal 936 or the refreshed signal 960, shown as outputs from memory 932 by arrows pointing out of the memory system to other systems.
  • Refreshed signal 960 may be recirculated back to the input of memory 932 under control of selection circuitry and a FET electronic switch 947.
  • Input signals to memory 932 are selected with input selector switches 947, 991 and 992 to generate input signal 949.
  • Switch 947 selects recirculation signal 960 from memory output.
  • Switch 991 selects analog input signal AI to load new information into memory 932.
  • Switch 992 selects a reference signal REF.
  • Switches 947, 991, and 992 may be controlled with a digital gate such as AND-gates 987 and 988 and inverter-gate 989 respectively. When decoder signal 990 is low, AND-gates 987 and 988 are disabled and inverter 989 is enabled for non-selecting switches 947 and 991 and for selecting switch 992.
  • decoder signal 990 When decoder signal 990 is high, AND-gates 987 and 988 are enabled and inverter 989 is disabled for selecting either switch 947 or 991 in response to recirculation mode command signal RECIRC and input mode command signal INPUT or for non-selecting switch 992 respectively.
  • Recirculation is enabled with recirculation command signal RECIRC to gate 987 and input signal AI is enabled with input command signal INPUT to gate 988. Therefore, memory 932 may load recirculated information, input information, or a reference signal under control of signals to gates 987, 988, and 989.
  • Clock pulses 943 will herein be assumed to be from a free-running clock for simplicity of discussion, where memory 932 is continually clocked to load either recirculation signal 960, analog input signal AI, or reference signal REF under control of logical signals 948, 967, and 968 from gates 987, 988, and 989; respectively.
  • Clock signal 943 may clock a counter 993 to provide a count that is indicative of the number of clock pulses received and therefore the position of the information shifted into memory 932.
  • counter 993 provides operation similar to the bit, word, and sector counters associated with well known prior art disk memories which are used for counting disk memory clock pulses to keep track of the location of information on a rotating disk.
  • Counter output signals 994 are provided to decoder 995 generating decoder output signal 990 in response to a particular code of counter signals 994 from counter 993.
  • Well known decoders such as the Texas Instruments S/N 7445 decoder provides a high signal output when the input code is not true and provides a low signal output when the input signal code is true.
  • decoder 995 may provide a low output signal 990; which may enable switch 992 through inverter 989 and which may disable switches 947 and 991 through gates 987 and 988 respectively to load a reference signal REF into memory 932 through switch 992 as signal 949.
  • the selected code in counter 993 lasts for one period of clock signal 943, where the next clock pulse increments counter 993 to a different code condition. Therefore, decoder output signal 990 may have a single clock pulse width and reference signal REF loaded into memory 932 may be loaded into a single-bit position.
  • Mode selection may be performed with a mode flip-flop M1 for selecting a recirculation mode with the Q signal RECIRC or for selecting an input mode with the Q signal INPUT.
  • the state of the mode flip-flop M1 may be controlled with well known logic arrangements such as toggling a S/N 7473 J-K flip-flop or loading a mode condition into a S/N 7474 D flip-flop.
  • the recirculation mode is commanded when the M1 flip-flop generates a high recirculation mode signal RECIRC thereby enabling gate 987, where recirculation control signal 948 becomes high for the period of time that decoder signal 990 is high.
  • Recirculation control signal 948 controls recirculation switch 947 to be conductive for the period of time decoder signal 990 is high to conduct recirculation signal 960 to the input of CCD memory 932 as signal 949.
  • the input mode is commanded when the M1 flip-flop generates a high input mode signal INPUT, thereby enabling gate 988, where input control signal 967 becomes high for the period of time that decoder signal 990 is high.
  • Input control signal 967 controls input switch 991 to be conductive for the period of time decoder signal 990 is high to conduct input signal AI to the input of CCD memory 932 as signal 949.
  • Mode command signals RECIRC and INPUT are mutually exclusive, where only one of these mode command signals may be high at a time, which is characteristic of flip-flop Q and Q output signals. Therefore, either the recirculation switch 947 will be conductive as enabled by recirculation control switch 948 being high, or the input switch 991 will be conductive as enabled by input control signal 967 being high, or neither recirculation switch 947 nor input switch 991 will be conductive as disabled by decoder signal 990 being low.
  • Decoder signal 990 is high for the data load portion of a memory cycle and low for a reference load portion of a memory cycle as will be discussed with reference to FIG. 6G.
  • a memory cycle may be defined as a storage sequence of a combination of data and reference signals.
  • a memory cycle may be the number of clock pulses required to shift a stored signal from the input of memory 932 to the output of memory 932.
  • a memory having a 512 data-bit capacity and a one reference-bit capacity may have a memory cycle of 513 clock pulses. Therefore, the decoder signal 990 will be high for the 512 data-bit portion of the memory cycle and will be low for the one reference-bit portion of the memory cycle.
  • inverter 989 When decoder signal 990 is high, inverter 989 will be disabled and gates 987 and 988 will be enabled; where data will be recirculated through switch 947 or data will be input through switch 991 under control of mode signals RECIRC or INPUT. When decoder signal 990 is low, inverter 989 will be enabled and gates 987 and 988 will be disabled independent of the state of mode signals RECIRC and INPUT. Inverter 989 will invert a low decoder signal 990 to produce a high reference control signal 968 to make reference switch 992 conductive, which results in reference signal REF being input to memory 932 as signal 949 where reference signal REF will be input through switch 992.
  • Reference signals can be introduced into selected bit positions of memory 932 with counter 993, decoder 995, and input circuitry 908.
  • Reference signal REF may be a precise amplitude signal, wherein the precision of the amplitude may be preserved with a good quality electronic switch 992 or other switch which are well known in the art, wherein a precision reference amplitude signal input to CCD memory 932 through switch 992 as signal 949 may be stored in a selected bit position.
  • the reference signal bit may be shifted through memory 932 under control of clock signal 943 and shifted out of memory 932 as output signal 936 to refresh circuitry 996.
  • the reference signal may be degraded as it is shifted through memory 932, consistent with the charge transfer inefficiency of the CCD type memory devices.
  • Reference signal REF stored in and shifted through memory 932 may be degraded by substantially the same amount as other signals stored in and shifted through memory 932. Because reference signal REF was initially stored in memory 932 as a precise signal amplitude, the amplitude of the reference signals when shifted out of memory 932 is indicative of the degradation through memory 932. Therefore, the reference signal output from memory 932 may be used to control the refresh circuitry to provide an adaptive control for amplitude reconstruction.
  • Adaptive control is herein intended to mean control that is adjusted to the actual conditions, where refresh circuitry 996 operating under control of a degraded reference signal may be used to control refresh operations as a function of actual degradation of the signal and may therefore be used over a range of degradation variables such as over a temperature range, over a clock pulse frequency range, and over variations between different CCD memory devices and may further be used to adaptively compensate for other variations such as charge leakage, aging of CCD memory elements, and other such effects.
  • counter 993 contains a number of counts equal to the number of bits in memory 932 and that a particular count code, which may be the first count code for the present simplified example, is detected with decoder 995 to generate decoder signal 990.
  • decoder 995 For the first count of each memory shifting sequence, the output of decoder 995 will go low thereby commanding loading of reference signal REF into memory 932 as discussed above and simultaneously enabling refresh circuitry 996 with decoder signal 990 to sample or otherwise monitor a signal being shifted out of memory 932; wherein the synchronization counter 993 provides another frame, or initialization point, or start of the shift operation with a reference signal being loaded into memory 932 and the last prior reference signal being simultaneously available as the output signal 936 of memory 932. Therefore, decoder 995 may enable loading of a new reference signal into memory 932 and may also enable sampling of the degraded reference signal as signal 936 output from memory 932 with refresh circuitry 996.
  • Clock signal 943 is represented as a sequence of clock pulses.
  • Signal 990 is shown as a squarewave signal which is low for each fourth-bit time, which is consistent with decoder 995 decoding the output of a two-bit four-state counter 993.
  • Data signal 949 is shown in digital squarewave form for convenience but may also be implemented as analog amplitude signals.
  • Data waveform 949 is shifted into memory 932 and similarly is shifted out of memory 932 as signal 936 after a four-bit time shift delay. Therefore, signals 949 and 936 are substantially the same signal except that signal 936 has been delayed by four-clock pulse periods and has been degraded by the shifting operations through memory 932. It will further be assumed for this example that recirculation control signal RECIRC is high and the input control signal INPUT is false. Therefore, three data-bits will be recirculated during the high period of decoder signal 990 and one reference-bit will be loaded during the low period of decoder signal 990. As shown in FIG.
  • decoder 995 enables the reference signal REF to be loaded into memory 932 at the count of 0 and the digital data in memory 932 (consisting of a "100" sequence) to be recirculated and loaded into memory 932 at the counts of 1, 2, and 3.
  • Refresh circuitry 996 monitors the reference signal shifted out of memory 932 as signal 936, identified by a low decoder output signal 990 to refresh circuitry 996; where refresh circuitry 996 will adaptively re-establish the amplitude levels of the data in response to the reference signal, as described in detail hereinafter.
  • Output signal 936 from memory 932 is processed with amplifier 963.
  • Sample-and-hold circuit 961 samples the output signal 936 under control of the decoder sample signal 990; where decoder signal 990 going low enables sample-and-hold 961 to sample the reference bit of output signal 936; thereby providing output signal 962 indicative of degradation of the reference signal through memory 932.
  • Amplifier 963 may be an RCA Model No. CA3080 transconductance amplifier, wherein the gain through amplifier 963 is controlled by control signal 962. Therefore, memory output signal 936 is adjusted in amplitude with amplifier 963 as a function of control signal 962, thereby providing refreshed recirculation signal 960.
  • Control signal 962 may be connected to control input I ABC of amplifier 963 and signal 936 may be applied to the inverting input of amplifier 963, wherein the output signal 960 is related to the product of the signals 962 and 936. It may be desired that the amplitude of signal 960 be inversely proportional to the control signal 962, wherein control signal 962 may be implemented as a complement signal by subtraction from a reference signal or may be inverted as a reciprocal signal inversely proportional to the sampled signal 936 for complement or inverse control of amplifier 963. Reciprocal and subtraction circuits are well known in the art and may be introduced in signal line 962 to complement or invert the signal from sample and hold 961.
  • FIG. 6I An alternate embodiment of refresh circuitry 996 is shown in FIG. 6I, where memory output signal 936 is loaded into sample-and-hold 961 under control of decoder signal 990, as described with reference to FIG. 6H, and signal 936 is further processed with an inverting circuit to provide an output amplitude that is inversely proportional to the degradation of the reference signal.
  • An implicit servo is shown in FIG. 6I, implemented with multiplier 980 and summer 999, wherein an implicit servo is well known in the art and is described in the reference by Levine listed hereinafter.
  • the sampled reference signal is provided as signal 962 to multiplier 980.
  • Multiplier 980 generates a product signal 982 which is proportional to the sampled signal 962 and the memory output signal 965 (-Z).
  • the product signal 962 and the input signal 936 are algebraically summed with summing amplifier 999 to provide an implicit servo output signal 965; which can be shown to be related to input signal 936 divided by sampled signal 962.
  • Amplifiers 999 and 976 may be used to adjust the scale factor of signal 965 to the desired value with feedback and input resistors and may be used to provide amplification, buffering, and inversion of summation signal SUM.
  • Output signal 960 can be shown to have an amplitude proportional to the amplitude of input signal 936 and inversely proportional to the amplitude of degraded reference signal 962 stored in sample-and-hold circuit 961.
  • Summmation signal SUM is equal to the difference between product signal 982 and input signal 936. Because output signal 965 is fedback in servo form to multiplier 980 to close a servo loop, signal SUM is controlled to be a very low magnitude near zero signal, as shown by the approximately zero ( ⁇ 0) symbol in equation (10).
  • Multiplier signal 982 from multiplier 980 is equal to the product of signal 965 and adaptive scale factor signal 962, as shown in equation (11). Substitution of equation (11) into equation (10) to eliminate the signal 982 term yields equation (12). Grouping of terms, factoring of the signal 965 term, and solving for the signal 965 yields the input signal 936 term divided by adaptive scale factor signal 962; as shown in equation (13).
  • Equation (13) shows that different signal 965 is approximately equal to input signal 936 divided by the adaptive scale factor signal 962; wherein the greater the degradation through memory 932, the smaller will be adaptive scale factor signal 962 and therefore the larger will be the signal 965.
  • the degraded signal 936 is multiplied by the reciprocal of the sampled reference signal to increase the signal 936 to a level related to the amount of degradation, as defined by adaptive scale factor signal 962.
  • Other analog signal processing and implicit servo arrangements will now become obvious to those skilled in the art such as providing various function generation circuits to adjust the amplitude of degraded signal 936 as a function of adaptive control signal 962.
  • the servo output signal (-Z) is fedback to multiplier 980 to be multiplied with adaptive scale factor signal Y 962 to provide output signal (-YZ) as signal 982.
  • Signal 982 (-YZ) is added to the uncorrected signal X 936 at the summing junction of operational amplifier 999 to generate the summation signal SUM which is amplified with amplifier 999 to provide output signal (-Z) 965 as a solution to equation (14).
  • the corrected signal (-Z) 965 is processed with inverting amplifier 976 to generate a non-inverted output and recirculation signal 960.
  • Scale factors may be readjusted by a fixed amount by selecting feedback resistors of operational amplifiers 999 and 976.
  • Decoder signal 990 may be used to enable analog-to-digital converter (ADC) 934 to convert a reference bit of the memory output signal 936 to provide a digital output number Y 938A proportional to the degraded reference signal.
  • Output word 938A may be used to excite multiplying digital-to-analog converter (DAC) 933.
  • the DAC is implemented with analog switches 974 and weighted summing resistors 975 in a well known arrangement.
  • Multiplying DAC 933 generates an output signal to the summing junction of operational amplifier 999 that is proportional to the digital number (Y) 938A and proportional to the excitation signal (-Z) 965 fedback from the output of operational amplifier 999. Similar to the mechanization discussed for FIG. 6I above, feedback signal (-Z) 965 is multiplied by digital input number (Y) 938A to generate output analog signal -YZ. Signal -YZ is summed with input signal X at the summing junction of operational amplifier 999 to generate output signal (-Z) 965 for feedback and for output. Buffer amplifier 976 is used for inversion, scaling, and buffering as discussed with reference to FIG. 6I above.
  • An important CCD error mechanism may be relatively independent of signal magnitude scale factor such as being related to time, temperature, and/or other variables.
  • This error mechanism may be defined as a bias error mechanism and may be caused by thermal leakage, recombination, or other well known affects as described in the article by Carnes and Kosonowsky referenced hereinafter. Compensation for bias errors may be accomplished in a manner similar to the arrangement discussed above for scale factor errors.
  • a bias reference signal may be multiplexed into a CCD memory as discussed for the scale factor reference signal with reference to FIGS. 6F-6J above.
  • the bias reference signal REF (FIG. 6F) and R (FIG. 6G) may be described as a zero magnitude reference signal but the bias reference signal may be any convenient magnitude signal.
  • the bias reference signal will be shifted out of CCD memory 932 to refresh circuit 996 for compensating the data signal 936 for bias errors.
  • the bias reference signal may be loaded into sample and hold 961 to generate stored bias reference signal 962 (FIG. 6H). Bias reference signal 962 may be subtracted from memory output signal 936 to generated refreshed or compensated output signal 960.
  • Amplifier 977 may be connected as well known differential amplifier, wherein memory output signal 936 may be connected to the negative input and stored reference signal 962B may be connected to the positive input or conversely to generate differential output signal 960.
  • Differential signal 960 may represent memory output signal 936 with the bias error signal subtracted out therefrom, thereby compensating for bias errors.
  • Decoder 995 may generate a first output signal 990A and a second output signal 990B for controlling multiplexing of scale factor reference signal REF and bias reference signal GND respectively into different samples of CCD memory 932 (samples B and R as shown in FIG. 6L) with multiplexing circuits 989A and 989B respectively and switches 992A and 992B respectively of multiplexer 908 and for controlling sampling of scale factor reference signal REF and bias reference signal GND respectively with different sample and hold circuits similar to sample and hold circuits 961 for scale factor and bias compensation respectively.
  • Scale factor compensation may be performed with product circuits 963, 980, and 974 shown in FIG. 6H-6J and bias compensation may be simultaneously performed with differential circuits by subtracting the bias reference signal from the memory output signal such as before scale factor compensation with differential amplifier 963 or after scale factor compensation with differential amplifier 976.
  • the bias reference signal may be sampled before or after scale factor compensation
  • the scale factor reference signal may be sampled before or after bias compensation
  • the memory output signal may be compensated for bias errors before or after it is compensated for scale factor errors by appropriate arrangements of circuit placement and input signal selections.
  • CCD memory 932 stores information under control of clock signal 943.
  • the information is loaded as signal 949 and output as signal 936 in serial form.
  • These signals may be analog level signals or digital single-bit signals.
  • Refresh circuit 996 refreshes memory output signal 936 for output and for recirculation as signal 960.
  • the output signal from the memory system may be the unrefreshed memory signal 936 or the refreshed signal 960, shown as outputs from memory 932 by arrows pointing out of the memory system to other systems.
  • Refreshed signal 960 may be recirculated back to the input of memory 932 under control of selection circuitry and a FET electronic switch 947.
  • Input signals to memory 932 are selected with input selector switches 947, 991, 992A and 992B to generate input signal 979.
  • Switch 947 selects recirculation signal 960 from memory output.
  • Switch 991 selects analog input signal AI to load new information into memory 932.
  • Switch 992A selects a scale factor reference signal REF.
  • Switch 992B selects a bias reference signal GND.
  • Switches 947, 991, 992A and 992B may be controlled with digital gates such as AND-gates 987 and 988 and NOR-gates 989A and 989B respectively.
  • Recirculation is enabled with recirculation command signal RECIRC to gate 987 and input signal AI is enabled with input command signal INPUT to gate 988. Therefore, memory 932 may load recirculated information, input information, a scale factor reference signal or a bias reference signal under control of signals to gates 987, 988, 989A and 989B respectively.
  • gates 989A and 989B provide the primary function of inverting decoder signals 990A and 990B to control switches 992A and 992B respectively, as discussed with reference to FIG. 6F for inverter 989 controlling switches 992.
  • NOR-gates 989A and 989B are used in place of inverters for gating the reference signals under control of an enable signal.
  • the reference signals may be disabled during the recirculation mode and enabled during the input mode controlled with mode flip-flop MI (FIG. 6K) by disabling NOR-gates 989A and 989B during the recirculation mode with the true RECIRC signal and correspondingly enabling NOR-gates 989A and 989B during the input mode with the false RECIRC signal.
  • reference signals are not multiplexed into CCD memory 932 for each recirculation to permit the effects of refreshing with refresh circuit 996 to accumulate in the reference signals in addition to the stored data signals such as permitting bias and scale factor error components to build up over many refresh recirculations.
  • reference signals may be multiplexed into CCD memory 932 when analog input data AI is loaded into CCD memory 932 in response to the input mode signal INPUT but not when signals are being recirculated to CCD memory 932 from refresh circuit 996 as signal 960 in response to the recirculation mode signal RECIRC to gate 987 for controlling switch 947.
  • the input mode may enable selection of switches 992A and 992B and the recirculation mode may disable selection of switches 992A and 992B.
  • This may be accomplished by using a well-known two-input NOR-gate in place of inverter 989 (FIG. 6F) enabled with recirculation mode signal RECIRC (which is the same as the complement of the input mode signal INPUT) to enable decoder signal 990A to NOR-gate 989A and decoder signal 990B to NOR-gate 989B for enabling switches 992A and 992B respectively; but only when the recirculation mode signal RECIRC is false as indicative of the input mode signal INPUT being true.
  • the reference signals will be multiplexed into CCD memory 932 while analog input signal AI is being multiplexed into CCD memory 932 and the reference signals will be preserved in whatever degraded form may occur during recirculation of reference, bias, and data signals through CCD memory 932 and refresh circuit 996.
  • Other arrangements for conditionally multiplexing reference signals into CCD memory 932 will now become obvious to those skilled in the art from the teachings herein.
  • Clock pulses 943 will herein be assumed to be from a free-running clock for simplicity of discussion, where memory 932 is continually clocked to load either recirculation signal 960, analog input signal AI, scale factor reference signal REF, or bias reference signal GND under control of logical signals 948, 967, 968A, and 968B respectively from gates 987, 988, 989A and 989B respectively.
  • Clock signal 943 may clock a counter 993 to provide a count that is indicative of the number of clock pulses received and therefore the position of the information shifted into memory 932.
  • counter 993 provides operation similar to the bit, word, and sector counters associated with well-known prior art disk memories which are used for counting disk memory clock pulses to keep track of the location of information on a rotating disk.
  • Counter output signals 994 are provided to decoder 995 generating decoder output signals 990A and 990B in response to particular codes of counter signals 994 from counter 993.
  • Well-known decoders such as the Texas Instruments S/N 7445 decoder provides a high signal output when the input code is not true and provides a low signal output when the input signal code is true.
  • decoder 995 may provide a low output for either signal 990A or signal 990B which may enable either switch 992A or 992B respectively through NOR-gates 989A or 989B respectively which may disable switches 947 and 991 through gates 987 and 988 respectively to load a scale factor reference signal REF or a bias reference signal GND respectively into memory 932 through switch 992A or switch 992B respectively as signal 949.
  • the selected code in counter 993 lasts for one period of clock signal 943, where the next clock pulse increments counter 993 to a different code condition. Therefore, decoder output signal 990A or 990B may have a single clock pulse width and scale factor reference signal REF or bias reference signal GND loaded into memory 932 may each be loaded into a single-bit position.
  • Decoder 995 generates signals 990A and 990B in mutually exclusive form; wherein if one of these two signals is selected, the other of these signals is non-selected. For example, when gate 989B is enabled with signal 990B to select switch 992B, then gate 989A is disabled to non-select switch 992A and, conversely, when gate 989A is enabled with signal 990A to select switch 992A, then gate 989B is disabled to non-select switch 992B.
  • signals 990A and 990B when either of signals 990A and 990B select the reference and bias signals respectively, signals 990A and 990B automatically disable gates 987 and 988 to non-select the analog input signal AI and to non-select the recirculation signal 960 through switches 991 and 947 respectively.
  • Mode selection may be performed with a mode flip-flop M1 for selecting a recirculation mode with the Q signal RECIRC or for selecting an input mode with the Q signal INPUT.
  • the state of the mode flip-flop M1 may be controlled with well-known logic arrangements such as toggling a S/N 7473 J-K flip-flop or loading a mode condition into a S/N 7474 D flip-flop.
  • the recirculation mode is commanded when the M1 flip-flop generates a high recirculation mode signal RECIRC thereby enabling gate 987, where recirculation control signal 948 becomes high for the period of time decoder signals 990A and 990B are both high.
  • Recirculation control signal 948 controls recirculation switch 947 to be conductive for the period of time decoder signals 990A and 990B are both high to conduct recirculation signal 960 to the input of CCD memory 932 as signal 949.
  • the input mode is commanded when the M1 flip-flop generates a high input mode signal INPUT, thereby enabling gate 988, where input control signal 967 becomes high for the period of time that decoder signals 990A and 990B are both high.
  • Input control signal 967 controls input switch 991 to be conductive for the period of time decoder signals 990A and 990B are both high to conduct input signal AI to the input of CCD memory 932 as signal 949.
  • Mode command signals RECIRC and INPUT are mutually exclusive, where only one of these mode command signals may be high at a time, which is characteristic of flip-flop Q and Q output signals. Therefore, either the recirculation switch 947 will be conductive as enabled by recirculation control signal 948 being high, or the input switch 991 will be conductive as enabled by input control signal 967 being high, or neither recirculation switch 947 nor input switch 991 will be conductive as disabled by one of the signals 990A or 990B being low.
  • Decoder signals 990A and 990B are both high for the data load portion of a memory cycle and alternately become low for a reference load portion of a memory cycle as will be discussed with reference to FIG. 6L.
  • a memory cycle will be defined as a storage sequence of a combination of data and reference signals.
  • a memory cycle may be the number of clock pulses required to shift a stored signal from the input of memory 932 to the output of memory 932.
  • a memory having a 512 data-bit capacity and a two reference-bit capacity may have a memory cycle of 514 clock pulses.
  • the decoder signals 990A and 990B will be high for the 512 data-bit portion of the memory cycle and will go low in sequence, one and only one at a time, for the two reference-bit portion of the memory cycle.
  • decoder signals 990A or 990B are high, gates 989A and 989B will be disabled and gates 987 and 988 will be enabled; where data will be recirculated through switch 947 or data will be input through switch 991 under control of mode signals RECIRC or INPUT.
  • NOR-gates 989A and 989B will invert a low decoder signal 990A and 990B respectively to produce a high reference control signal 968A and 968B respectively to make reference switches 992A and 992B respectively conductive, which results in a scale factor reference signal REF and a bias reference signal GND respectively being input to memory 932 as signal 949 where scale factor reference signal REF will be input through switch 992A and bias reference signal GND will be input through switch 992B.
  • Reference signals can be introduced into selected bit positions of memory 932 with counter 993, decoder 995, and input circuitry 908.
  • Scale factor reference signal REF and bias reference signal GND may be precise amplitude signals, wherein the precision of the amplitude may be preserved with good quality electronic switches 992A and 992B or other switches which are well known in the art, wherein a precision reference amplitude signal input to CCD memory 932 through switches 992A and 992B as signals 949 may be stored in selected bit positions.
  • the reference signal bits may be shifted through memory 932 under control of clock signal 943 and shifted out of memory 932 as output signal 936 to refresh circuitry 996.
  • the reference signals may be degraded as they are shifted through memory 932, consistent with the charge transfer inefficiency, thermal bias, and other error mechanisms of the CCD-type memory devices. Reference signals stored in and shifted through memory 932 may be degraded by substantially the same amount as other signals stored in and shifted through memory 932. Because the reference signals were initially stored in memory 932 as precise signal amplitudes, the amplitude of a reference signal when shifted out of memory 932 is indicative of the degradation through memory 932. Therefore, the reference signals output from memory 932 may be used to control the refresh circuitry to provide an adaptive control for amplitude reconstruction.
  • Adaptive control is herein intended to mean control that is adjusted to the actual conditions, where refresh circuitry 996 operating under control of a degraded reference signal may be used to control refresh operations as a function of actual degradation of the signal and may therefore be used over a range of degradation variables such as over a temperature range, over a clock pulse frequency range, and over variations between difficult CCD memory devices and may further be used to adaptively compensate for other variations such as charge leakage, aging of CCD memory elements, and other such effects.
  • counter 993 contains a number of counts equal to the number of bits in memory 932 and that particular count codes, which may be the first and second count codes for the present simplified example, are detected with decoder 995 to generate decoder signals 990A and 990B.
  • decoder 995 may enable loading of a new reference signal into memory 932 and may also enabling sampling of the corresponding degrading reference signal as signal 936 output from memory 932 with refresh circuitry 996.
  • Clock signal 943 is represented as a sequence of clock pulses.
  • Signals 990A and 990B are shown as squarewave signals, where each one is low for each corresponding fourth-bit time, which is consistent with decoder 995 decoding the output of a two-bit four-state counter 993.
  • Data signal 949 is shown in digital squarewave form for convenience but may also be implemented as analog amplitude signals.
  • Data waveform 949 is shifted into memory 932 and similarly is shifted out of memory 932 as signal 936 after a four-bit time shift delay. Therefore, signals 949 and 936 are substantially the same signal except that signal 936 has been delayed by four-clock pulse periods and has been degraded by the shifting operations through memory 932. It will further be assumed for this example that recirculation control signal RECIRC is high and the input control signal INPUT is false. Therefore, three data-bits will be recirculated during the high period of decoder signals 990A and 990B and one of each of the reference bits will be loaded during the low period of the related decoder signals 990A and 990B. As shown in FIG.
  • the corresponding NOR-gate 989A or 989B respectively will cause the related control signal 968A or 968B respectively to go high thereby enabling the corresponding reference signal REF or GND respectively to load a precision voltage into the CCD memory, shown in FIG. 6L as signal R or as signal B respectively in waveform 949.
  • recirculation signal 960 will be enabled with gate 987 and switch 947 and reference signals REF and GND will be disabled with gates 989A and 989B respectively and switches 992A and 992B respectively, thereby permitting the two data-bits shown as a "10" code to be recirculated as signal 960 into memory 932 as signal 949.
  • decoder 995 enables the reference signal REF to be loaded into memory 932 at the count of 0, enables the reference signal GND to be loaded into memory 939 at the count of 1, and enables the digital data in memory 932 (consisting of a "10" sequence) to be recirculated and loaded into memory 932 at the counts of 2 and 3.
  • Refresh circuitry 996 monitors the reference signals shifted out of memory 932 as signal 936, identified by low decoder output signals 990A and 990B to refresh circuitry 996; where refresh circuitry 996 will adaptively reestablish the amplitude and bias levels of the data in response to the reference signal, as described in detail hereinafter.
  • CCD memory 932 The information stored in CCD memory 932 will now be discussed in greater detail with reference to FIG. 6L for a 2-bit 4-state counter.
  • the first state of counter 993 decoded with decoder 995 selects "zero" output signal 990B of decoder 995 to multiplex bias signal B in waveform 949 into CCD memory 932.
  • the second state of counter 993 decoded with decoder 995 selects "one" output signal 990A of decoder 995 to multiplex scale factor bias signal R in waveform 949 into CCD memory 932.
  • the last two states of counter 993 are decoded with decoder 995 to select the "two" and “three” output signals of decoder 995; thereby disabling signals 990A and 990B for disabling gates 989A and 989B and for enabling gates 987 and 988. If for example gate 987 is selected with flip-flop M1 to recirculate signal 960 through switch 947; recirculated signal 960 (consisting of a "one" state followed by a "zero” state as shown in waveform 949 in FIG. 6L) is multiplexed into CCD memory 932 following sequential B and R reference signals.
  • a four-bit CCD memory 932 continually recirculates and refreshes signals with refresh circuit 996; comprising a bias reference signal B, a scale factor reference signal R, and a one-zero sequence of data signals (waveform 949 as shown in FIG. 6L).
  • Each recirculation selects reference bias signal GND with switch 992B in response to selected decoder signal 990B; followed by selection of scale factor reference signal REF with switch 992A in response to selected decoder signal 990A; and followed by one-zero sequence of data signals through recirculation switch 947 or input switch 991 in response to non-selected signals 990A and 990B and selected mode signal RECIRC.
  • Refreshing of signal 936 with refresh circuit 996 may be performed with a single refresh circuit, as discussed with reference to FIGS. 6H-6J above, or may be performed with a plurality of refresh circuits, as discussed with reference to FIGS. 6K-6T hereinafter.
  • a scale factor refresh circuit and a bias refresh circuit may be combined to compensate for both scale factor and bias errors using the arrangement discussed with reference to FIG. 6K.
  • This plurality of refresh circuits may be arranged in various combinations.
  • bias compensation may be provided before scale factor compensation wherein scale factor compensation is applied to a bias compensated signal, as discussed with reference to FIGS. 6M-6O hereinafter.
  • scale factor compensation may be provided before bias compensation wherein bias compensation is applied to a scale factor compensated signal, as discussed with reference to FIGS. 6P and 6Q hereinafter.
  • Decoder signal 990B (FIG. 6M) is related to the bias reference signal from CCD memory 932 as memory output signal 936. Decoder signal 990B controls sampling of bias reference signal 936 with sample and hold circuit 961B. Sampled bias signal 962B is provided to differential amplifier 977 through input resistor R2 to be differentially compared with memory output signal 936 through input resistor R1 to generate differentially refreshed output signal 978 having reduced bias errors. Bias refreshed signal 978 may then be input to a scale factor refresh circuit (FIG. 6N or FIG. 6O).
  • bias refreshed signal 978 may be sampled with sample and hold circuit 961A in response to decoder signal 990A to sample the scale factor reference signal from CCD memory 932 after the scale factor reference signal has been bias compensated with the circuits shown in FIG. 6M.
  • the bias compensated scale factor signal is stored in sample and hold circuit 961A as signal 962A.
  • Bias compensated scale factor reference signal 962A is input to an implicit servo comprising multiplier 980 and operational amplifier 999 to generate bias and scale factor refreshed signals 965 and 960, having first been bias compensated with the circuit of FIG. 6M and then scale factor compensated with the explicit servo of FIG. 6N.
  • the operation of the scale factor compensation arrangement shown in FIG. 6N has been discussed in detail with reference to FIG. 6I above.
  • bias compensated signal 978 is converted to a digital number 938A with converter 934 in response to the scale factor related decoder signal 990A. Therefore, digital number 938A is related to the scale factor reference signal that has been bias compensated with the circuit shown in FIG. 6M. Operation of the circuit shown in FIG. 6O has been discussed in detail with reference to FIG. 6J above, where the primary difference is that the scale factor signal sampled in response to scale factor decoder signal 990A has already been bias compensated with the circuit discussed with reference to FIG. 6M; thereby providing output signals 965 and 960 having both bias and scale factor compensation.
  • FIGS. 6P and 6Q provide first for compensating memory output signal 936 for scale factor errors and then for bias compensating the scale factor compensated signal to provide a scale factor and bias compensated output signal 960.
  • the scale factor compensation arrangements of FIGS. 6P and 6Q are implemented as an analog implicit servo (FIG. 6P) and a hybrid implicit servo (FIG. 6Q); discussed above with reference to FIGS. 6I and 6J respectively.
  • scale factor refreshed signal 965 (FIGS. 6P and 6Q) is sampled in response to decoder bias signal 990B with sample and hold circuit 961B to sample the bias reference signal from CCD memory 932 after it has been scale factor compensated.
  • the scale factor compensated bias signal 965 is stored in sample and hold circuit 961B and is applied to differential amplifier 976 through input resistor R2 to be differentially summed with the scale factor compensated but non-bias compensated signal 965 which is applied to differential amplifier 967 through input resistor R1.
  • Output signal 960 is both scale factor compensated and bias compensated, where the stored bias reference signal had been scale factor compensated prior to being stored and subtracted from the scale factor compensated memory signal 965.
  • sample and hold circuit 961B samples the bias reference signal 936 from CCD memory 932 in response to decoder bias signal 990B to generate the bias reference signal through resistor R4 to amplifier 963.
  • sample and hold circuit 961A samples the scale factor reference signal 936 from CCD memory 932 in response to decoder scale factor signal 990A to generate the scale factor reference signal to the IABC input of operational amplifier 963.
  • Operational amplifier 963 may be the well-known RCA transconductance amplifier 963 discussed with reference to FIG.
  • output signal 960 is bias compensated through the differential input circuitry of amplifier 963 and is scale factor compensated with the IABC product input of amplifier 963.
  • FIG. 6R One difference of the arrangement of FIG. 6R over the arrangements of FIGS. 6K-6Q is that the bias compensation signal from sample and hold circuit 961B and the scale factor signal from sample and hold circuit 961A (FIG. 6R) may not have been previously compensated, wherein the bias compensation signal has not been previously scale factor compensated and the scale factor compensation signal has not been previously bias compensated.
  • FIGS. 6S and 6T conceptually similar to the arrangement discussed above with reference to FIG. 6R, wherein the bias reference signal has not been first scale factor compensated and the scale factor reference signal has not been first bias compensated; wherein compensation of the data signals are provided with both the uncompensated scale factor reference signal and the uncompensated bias reference signal.
  • Two alternate scale factor compensation channels 996A and 996B are shown as alternatives in FIGS. 6S and 6T, where only one of these channels would usually be used in a system.
  • the primary difference between channels 996A and 996B is that channel 996A uses an analog implicit servo and channel 996B uses a hybrid implicit servo, as discussed in detail above with reference to FIGS. 6I and 6J.
  • Sample and hold circuit 961B samples CCD memory output signal 936 in response to decoder bias signal 990B to generate an uncompensated bias reference signal 962B to differential amplifier 963.
  • Implicit servo circuits 996A and 996B are discussed in detail above with reference to FIGS. 6I and 6J respectively. These implicit servo circuits provide scale factor compensated signal 962B in differential amplifier 963 to generate compensated signal 960; which is then both scale factor compensated and bias compensated. Scale factor compensation is implemented with the implicit servo multiplying by the reciprocal of the scale factor reference signal and then being bias compensated by subtracting the bias compensation signal 962B with differential amplifier 963.
  • FIGS. 6K-6S generally represent modified versions of FIGS. 6F-6J which have been discussed in detail above.
  • FIG. 6K is similar to FIG. 6F
  • FIG. 6L is similar to FIG. 6G
  • FIG. 6M is similar to FIG. 6H
  • FIG. 6N is similar to FIG. 6I
  • FIG. 6O is similar to FIG. 6J
  • FIG. 6P is similar to FIG. 6I
  • FIG. 6Q is similar to FIG. 6J
  • FIG. 6R is similar to FIG. 6H
  • FIGS. 6S and 6T are similar to FIGS. 6H-6J; wherein the above discussions relative to FIGS. 6F-6J provide a basis for the discussion of FIGS. 6K-6T. Therefore, the discussions for FIGS. 6K-6T are directed primarily to the differences of FIGS. 6K-6T relative to FIGS. 6F-6J; wherein the similarities have already been described above with reference to FIGS. 6F-6J.
  • a scale factor correction may be considered to be a multiplicative correction and a bias correction may be considered to be an additive or differential correction.
  • a bias term may be considered to be a zero order term and a scale factor term may be considered to be a first order term, wherein a bias correction may be a fixed correction independent of signal amplitude and wherein a scale factor correction may be a correction that is a function of the magnitude of the signal.
  • bias (zero order) and scale factor (first order) refreshing is exemplary of other error correction methods that may be other than scale factor and bias corrections such as a second order correction or other higher order correction which will now become obvious to those skilled in the art from the teachings of the present invention.
  • various refresh arrangements may be combined to compensate for a combination of error mechanisms, implementable from the teachings of the above disclosure. This combination of error correction arrangements is exemplified herein with separate and then with combination arrangements of scale factor and bias refresh.
  • counter 993 may be a Texas Instruments (TI) counter Ser. No. 7493
  • decoder 995 may be a TI decoder Ser. No. 7441--Ser. No. 7449
  • inverter 989 may be a TI inverter Ser. No. 7404
  • AND-gates 987 and 988 may be TI gates Ser. No. 7408.
  • Switches 947, 991, and 992 may be any well known switches and, in a preferred embodiment, may be electronic switches implemented with field effect transistors (FETs).
  • CCD memory 932 may be a well known CCD memory shift register device.
  • Sample-and-hold circuit 961 is well known in the prior art, wherein one prior art sample-and-hold circuit is manufactured by Datel Systems Inc as Model SHM-3.
  • Analog multipliers are well known in the art and may be implemented with any well known analog multiplier such as with a RCA model CA3080 transconductance amplifier connected as an analog multiplier.
  • One form of analog multiplier is shown in block diagram form as multiplier 980.
  • a RCA CA3080 transconductance amplifier form of multiplier is shown as device 963.
  • Converters such as ADC 934 and multiplying DAC 934 are well known in the art, wherein commercial ADC and multiplying DAC devices are exemplified by Datel Systems Inc devices model ADC 89 series and model DAC-HI 12B respectively.
  • Operational amplifiers for summing and buffering operations are well known in the prior art such as the Fairchild ⁇ A709 and ⁇ A741 operational amplifiers which may be arranged with input and feedback resistors as shown with circuit 999 and 976.
  • refresh circuitry 996 may be implemented with a well known automatic gain control (AGC) circuitry.
  • An AGC circuit may operate from the reference signal 962 that is sampled in response to decoder signal 990 as described above.
  • refresh circuitry 996 may integrate the signals from CCD memory 932 to provide a gain control signal related to the average of the information stored in memory 932.
  • Information in memory 932 may include control signals to equalize the number "1" and "0" counts being loaded into memory 932 so that the integral of the output signals 936 will have an average value of zero and will have an amplitude related to the degraded signal amplitude. Further, for a digital memory arrangement, refresh circuitry 996 may merely sample digital one-bits shifted out of CCD memory 932, being indicative of signal degradation without the use of the reference signal discussed above.
  • the amplitudes of the input signals 949 to memory 932 may be adjusted in relation to the degradation through memory 932 to normalize output signals 936 in contrast to the arrangement described above wherein refresh circuitry 996 re-establishes the amplitude of output signals for input of a normalized signal to memory 932 as signal 949.
  • Input circuitry consisting of logic gates such as gates 987-989 and analog switches such as switches 947, 991, and 992; may be considered to be a multiplexer because this circuitry combines or multiplexes a plurality of analog signals (particularly data signal 960 or AI with a reference signal).
  • refresh circuitry 996 may be considered to be a demultiplexer because this circuitry separates or demultiplexes a plurality of analog signals (particularly the reference signal which is separated with sample-and-hold 961 from the memory output signal).
  • CCD memory 932 are electronic devices that may be shifted or not shifted under control of gated clock pulses 943 from control logic 937. Therefore, control of CCD memory may permit outputting of information on line 936 and inputting of information on line 949 while clocking CCD memory 932 or while holding the state of CCD memory 932 stationary by disabling clock 943.
  • This is a significant advantage over the well known rotating memories such as disc memories, where a disc memory is continually rotating and may not be conveniently stopped due to the inertia of the memory and other such considerations. Therefore, a CCD memory that may be stopped under control of electronic signals will provide greater versatility in accessing and loading information and generally in operation of the memory device.
  • an adaptive refresh arrangement described herein is equally applicable to other memory arrangements such as a magnetostrictive delay line memory and an LC delay line memory.
  • ADC 934 may be a single-bit ADC such as a threshold detector.
  • a well known Schmidt trigger threshold detector may be used as a one-bit ADC 934 to detect whether the output information 936 is above or below a threshold, indicative of a binary one or a binary zero condition.
  • Schmidt trigger ADC 934 may restore the amplitude to an upper amplitude magnitude and, if below a threshold, Schmidt trigger ADC 934 may restore the signal to a lower amplitude magnitude.
  • ADC 934 would restore the input signal 949 to an amplitude that may permit degradation through CCD memory 932 without traversing the higher level threshold, detected with ADC 934. This arrangement can be described with reference to FIG.
  • amplitude 956 may be defined as the high level threshold of Schmidt ADC 934, where an input signal 936 to ADC 934 above amplitude 956 such as amplitude 951 may be detected as a high level signal and may be restored to a high level recirculation amplitude 952. Shifting through CCD memory 932 would degrade amplitude 952 to amplitude level 953 which is still greater than the minimum high level amplitude 956; where ADC 934 may restore amplitude 953 to the high level recirculation amplitude 954.
  • the system may have a characteristic where the difference between input threshold 956 and recirculation amplitude 955 is greater than the degradation of signal 949 when shifted through CCD memory 932, where this degradation may be the difference in amplitude between points 952 and 953 which is less than the difference in amplitude 955 (952) and 956.
  • Input signals 936 to ADC 934 which are below threshold 956 may be recirculated as low level magnitudes.
  • Degradation of low level amplitudes may be of only secondary consideration because degradation of amplitudes through CCD memory 932 may tend to reduce the amplitude of the signal, thereby minimizing the detrimental effect on low level amplitudes. According to this consideration, it may be desirable to provide a high level amplitude for a first binary state and a low level amplitude for a second binary state, where the low level amplitude may be closer to zero voltage than to a high level negative amplitude.
  • representation of two binary states with a high level positive amplitude and a low level amplitude or a high level negative amplitude and a low level amplitude are preferred over an arrangement with representation of two binary states with a high level positive amplitude and a high level negative amplitude; where degradation of high level negative signals may be comparable to degradation of high level positive signals and where degradation of low level positive or negative signals may be minimized.
  • a binary signal will be assumed representing a one-state whenever the signal amplitude is greater than a threshold amplitude 956 and a zero-state whenever the signal amplitude is less than a threshold amplitude 956.
  • Threshold signal amplitude 956 is assumed to be three-volts
  • degraded signal amplitude 951 and 953 is assumed to be four-volts
  • restored one-level signal amplitude 952 and 954 are assumed to be five-volts
  • restored zero-level signal amplitude (not shown) is assumed to be zero-volts.
  • the threshold signal is assumed to be zero-volts
  • the restored binary one signal is assumed to be plus three-volts
  • the restored binary zero signal is assumed to be minus three-volts
  • signal degradation is assumed to be from the plus-voltage level and from the minus-voltage level toward the zero-voltage threshold level. Therefore, both the binary one and the binary zero voltage levels will degrade toward the threshold level. Therefore, this embodiment may be less desirable than the embodiment of the above example where only the binary one voltage level will degrade toward the threshold voltage level.
  • a ternary memory may be provided with a three-state ADC 934, where the recirculation line 938A from ADC 934 may have three-states including a positive-amplitude, a zero-amplitude, or a negative-amplitude.
  • ADC 934 may be implemented with a pair of Schmidt triggers, where a positive Schmidt trigger may generate a high level amplitude or low level amplitude in response to a high level or a low level positive amplitude of input signal 936 and a negative Schmidt trigger may generate a high level amplitude or a low level amplitude in response to a high level or low negative amplitude of input signal 936.
  • Compositors are well known in the geophysical art.
  • One well known prior art compositor is implemented in the CAFDRS system sold by United Geophysical Corporation, an affiliate of Bendix Corporation located in Pasadena, California, which is implemented with a General Automation Corp SPC-16 computer.
  • Another well known compositor is the trace compositor, model 1011 manufactured by Scientific Data Systems of Santa Monica, California and described in Technical Manual SDA 98 02 62A dated November 1967.
  • Such compositors accept input waveforms from geophone transducers and store the sampled waveforms in memory, where corresponding samples of each sequential waveform are added together. The sampling and adding of input waveform samples to previously sampled and added corresponding waveform samples is known as compositing. Compositing effectively sums or integrates corresponding samples in the temporal or time-domain to reduce the signal-to-noise ratio.
  • CCD compositor 903 is shown for a single transducer input waveform.
  • a plurality of compositor channels may be provided wherein one compositor channel per transducer may be used to composite each transducer input waveform known as a trace.
  • input transducer 911 generates transducer signal 913 which is preprocessed with buffer amplifier 983.
  • Transducer signal from buffer amplifier 983 is input to CCD memory 932 through summing resistor 984.
  • input signal 986 is shifted into and stored in CCD memory 932.
  • Control signal 972 enables control 937 to generate clock pulses 943 for the period of a trace, where control signal 972 enables the shifting of CCD memory 932 at the start of an input trace from transducer 911 and control signal 972 disables the shifting of CCD memory 932 at the completion of the input trace from transducer 911.
  • the first trace may be loaded into CCD memory 932, where the recirculation path 960 is disabled by making FET switch 947 non-conductive with control signal 948, which is indicative of the first trace to be loaded into CCD memory 932. Opening of the recirculation path 960 insures that the first trace will be loaded into CCD memory 932 and that prior contents of the CCD memory will not carry-over to the new composited information.
  • control signal 948 controls FET 947 to be conductive to provide a recirculation path for the composited information in CCD memory 932 to be recirculated and added to the input trace through summing resistor 985 to summing point 968, where the input trace signal will be added at summing point 986 through input summing resistor 984. Therefore, when a trace subsequent to the first trace is sensed by transducer 911, this new input trace will be summed with the recirculated composited information 960 and then shifted into CCD memory 932. Therefore, CCD memory 932 provides the operation of storing the composited information and summing resistors 984 and 985 provide the operation of adding the input information to the stored information.
  • the information stored in CCD memory 932 may be analog samples, wherein the shift clock 943 effectively samples a portion of input signal 913 by inputting to CCD memory on input signal line 986, then shifting under control of clock 943.
  • Input control signal 972 to control logic 937 may be related to the ensonifying signal such as a well known chirp signal, where the system generates a control signal to the transmitter which may be a well known VIBROSEIS device for ensonifying an underground environment.
  • Control signal line 972 may be derived from the ensonifying signal to start the sampling and compositing of input signal 913 with CCD memory 932.
  • Control 937 may include a timer such as a well known counter to provide clock pulses 943 for a fixed period of time starting with the transmitter command signal 145 input to control 937 as signal 972.
  • CCD compositor of the present invention is that the signals are added in the analog domain and are stored as analog signals in contrast to digital domain summing and storage in prior art systems.
  • Another distinction is that a separate compositor channel may be used for each input channel rather than using the prior art time-shared adder and disc memory storage.
  • analog trace signals may be provided as analog input signal 944 to be added with recirculated signal 979 at summing point 949.
  • input signals may be digitized with a well known ADC and may be input as signals 938C to logic 940 which may be well known adding logic to add input signals 938C to recirculated signal 938A to provide the summed digital signal 938B for storage in CCD memory 932.
  • Another feature of the present invention provides for summing of analog signals which are input to a CCD. Such analog summing is exemplified with summing resistors 984 and 985 to summing junction 986 shown in FIG. 6E. Similarly, CCD input signals 919 (FIG. 6A) may be summed or otherwise combined with other analog signals. Further, input signal 944 and recirculation signal 936 from hybrid memory arrangement 902 shown in FIG. 6C may be summed as input signal 949 if recirculation control signal 948 makes recirculation FET 947 conductive at the same time that input control signal 946 makes input FET 945 conductive.
  • summing may be performed with summing resistors as is well known in the art such as with summing resistors 984 and 985 to summing junction 986 as shown in FIG. 6E.
  • summing resistors may not be shown such as for recirculation signal 936 and input signal 944 to summing junction 949.
  • other analog summing arrangements are well known in the art.
  • CCD compositor arrangement 903 an arrangement may be used to reduce signal degradation, as discussed with reference to FIG. 6C et seq. Further, recirculation signal 960 may be scaled to the proper amplitude such as with well known scaling techniques using ADC 934 or, alternately, by adjusting summing resistors 984 and 985.
  • a CCD correlator may be provided in accordance with the present invention using CCD memory and analog signal processing techniques. This CCD correlator will now be discussed relative to FIGS. 4, 6, 7, and 9 of copending application Ser. No. 550,231.
  • CCD correlator Loading of a pilot signal into register 412 and loading of a trace signal into register 417 have been described for single-bit digital signal samples with reference to FIG. 4 above. If registers 412 and 417 are CCD registers, then analog signal samples may be stored therein. For a CCD correlator embodiment, pilot signal samples may be processed with amplifier 410 and trace signal samples may be processed with amplifier 415 which may be ⁇ A709 operational amplifiers. Gates 411 and 416 have been discussed above as digital gates for a digital embodiment but may be analog gates such as FET analog switches in an analog embodiment.
  • Pilot signal samples may be loaded into CCD register 412 in analog signal form with a LOAD P signal in the zero-state inverted with inverter 414 for selecting input pilot signal from amplifier 410 with FET switch gate 411 for loading into register 412.
  • the LOAD P signal in the zero-state may be inverted with inverter 418 to select input trace signal from amplifier 415 with analog gate 416 for loading into CCD register 417 as analog trace signal samples.
  • the LOAD P signal and LOAD T signal go to the one-state, input pilot and trace signals from amplifiers 410 and 415 respectively are disabled with inverters 414 and 418 respectively and recirculation signals are enabled.
  • Pilot sample register 412 may have an extra CCD shift register stage 413 for providing an extra one-bit time delay for recirculation through analog selection gate 411 and trace signal samples from CCD register 417 may be recirculated back to the input of CCD register 417 through analog selection gate 416.
  • Analog switches 411 and 416 may be field effect transistor (FET) switches with the outputs connected together either directly or with resistors for summing or conducting the selected signal from the selected FET switch to the input of CCD registers 412 and 417. Selection of the FET switches for conduction or for non-conduction may be provided with the LOAD P and LOAD T signals for gates 411 and 416 respectively. Therefore, analog signals gates may be provided for selection operations similar to the digital signal gates discussed above.
  • FET field effect transistor
  • Product circuit 419 has been discussed as an exclusive-OR circuit for generating a single-bit product signal 424 in response to single-bit output signals from registors 412 and 417 for a digital single-bit embodiment.
  • product circuit 419 may be any well known analog multiplier circuit such as discussed in detail for multiplier 778 (FIG. 7E).
  • Counter 420 and register 421 may be replaced by a CCD register for shifting analog product samples 424 as a CCD shift register for storage and for adding new correlated output signal samples to prior correlated output signal samples for compositing-after-correlation in the same form discussed for CCD compositor 903 (FIG. 6E).
  • one of the input signals may be stored as single-bit digital signal samples and the other input signal may be stored as analog signal samples.
  • pilot signal logic comprising squaring amplifier 410, inverter 414, gate 411, register 412, and flip-flop 413 may be single-bit digital logic elements as discussed above for the single-bit digital embodiment and operational amplifier 415, inverter 418, analog gates 416, and CCD memory 417 may be analog sample elements as discussed for the CCD correlator embodiment immediately above.
  • Multiplier 419 may be implemented to multiply a single-bit digital sample and an analog sample such as a FET switch for conducting an analog signal sample from CCD register 417 in response to a one-state of the digital bit from register 412 and for non-conducting an analog signal sample from register 417 in response to a zero-state digital bit from register 412. Therefore, product signal 424 may be equal to the analog signal from CCD register 417 when the digital signal from register 412 is in the one-state and product signal 424 may be a zero signal when the signal from register 412 is in the zero-state.
  • CCD register or compositor comprising stages 420-421 may load or sum analog signal samples generated as signal 424 into register stages 420-421 for storage and for compositing operations. Therefore, a single-bit sample and an analog sample product arrangement may be implemented using the combination of techniques discussed for the single-bit digital embodiment and for the CCD analog embodiment above.
  • input logic to registers 412, 417, and 420-421 may include a multiplexer for multiplexing an analog reference signal with the input signal samples and the output of these registers may contain refresh circuitry operating in response to the analog reference signal sample.
  • the correlation processing may be performed in parallel word form as will be described hereinafter for a single-bit digital pilot signal and an analog trace signal.
  • a plurality of digital pilot signal bits from register 412 may each be used to select or non-select a corresponding FET multiplier switch such as indicated by multiplier 419 to control the updating of a plurality of analog output signal sample bits stored in register stages 420-421 in response to a single analog sample from register 417.
  • a single output digital sample from register 412 may control a plurality of multiplier gates 419 to either select or non-select updating of a plurality of output signal samples in register stages 420-421 in response to a plurality of analog signal samples from register 417. Therefore, although the arrangement shown in FIG.
  • FIG. 4 has been discussed for a serial arrangement wherein a plurality of serial words in registers 412 and 417 may be processed with a single multiplier circuit 419 in sequential or serial form to update a plurality of output signal samples shifted between stages 420-421 in sequential serial form; the communication paths shown in FIG. 4 may also represent parallel signal communication paths or may represent combinations of serial and parallel communication paths. Further, sets of parallel processors such as parallel multipliers 419 may be provided for processing parallel signals in parallel signal paths.
  • trace signal T may be processed with an operational amplifier 623 to provide input signal samples T L .
  • Sample device 624 may be a well known sample-and-hold circuit as discussed with reference to sample-and-hold 777 (FIG. 7E). Alternately, sample circuit 624 may be eliminated.
  • P-ROM 625 may store single-bit digital signal samples for gating trace signal sample T L in response to a one-state pilot signal sample and for not gating trace signal sample T L in response to a zero-state pilot signal sample from P-ROM 625.
  • Product circuit 626 may be a single FET switch as discussed with reference to FIG.
  • Z-RAM 614 and Z-counter 613 may be replaced with a CCD memory for storing analog signal samples from product circuit 626 as discussed for a CCD embodiment with reference to FIG. 4 above and as discussed for compositor 903 with reference to FIG. 6E above.
  • Digital detector circuits 643 and 645 have been discussed as digital detectors with reference to FIG. 6D. Alternately, detectors 643 and 645 may be implemented as analog detectors such as Schmidt triggers or other analog threshold detectors for an analog output signal sample embodiment.
  • Control circuitry including compositor control 632, one-shot 651, counters 616-619, decoder 622, and decoder 628 which have been discussed above for a digital embodiment but may also be used in conjunction with the analog or hybrid CCD memory embodiment.
  • hybrid correlator is herein intended to mean a correlator that provides correlation between a first signal having a plurality of digital signal samples and a second signal having a plurality of analog signal samples processed with a hybrid multiplier such as multiplier 419 (FIG. 4) and multiplier 626 (FIG. 6D).
  • the digital signal samples were assumed to be pilot signal samples and the analog signal samples were assumed to be trace signal samples. Alternately, the digital signal samples may be trace signal samples and the analog signal samples may be the pilot signal samples.
  • the digital signal samples have assumed to be single-bit digital signal samples and hybrid multiplier 419 (FIG.
  • the digital signal samples may be multi-bit digital signal samples such as 4-bit digital signal samples and hybrid multiplier 419 (FIG. 4) and 626 (FIG. 6) may be a multiplying digital-to-analog (DAC) converter such as multiplying DAC 933 (FIG. 9J) or may be other well known multiplying DAC circuits.
  • DAC digital-to-analog
  • the Z-store may be a CCD shift register being shifted under control of clock C2 as gated by composite signal COM and correlate enable signal Lm through OR-gate 629.
  • Z-store has been discussed for a Z-RAM 614 with reference to FIG. 6D, replacement of Z-RAM 614 with a CCD shift register under control of the clock signal from gate 629 permits use of a CCD memory in the arrangement shown in FIG. 6D.
  • Z-counter 613 may be eliminated, wherein output signals Z K from a CCD Z-store may be recirculated and summed with analog product signal from analog multiplier 626 and analog gate 627.
  • CCD shift registers are not random access devices and therefore cannot be instantaneously synchronized with an input sync signal to gate 638. Therefore, it may be desirable to discontinue recirculation of the CCD shift register after completion of compositing and correlation operations under control of the Lm and COM signals to OR-gate 629. Therefore, Z-store implemented with a CCD shift register may be maintained in a static state except when compositing and correlating.
  • a shift register such as a CCD shift register is a sequential access device under control of a clock signal, wherein accessing may not be performed in response to an address on a random access basis is discussed for Z-RAM 614 operating in response to K-addresses from K-counter 619. Therefore, K-counter 619 may not be required for accessing the Z-store but may be used primarily for initiating another load of J-counter 627 with the Jo-parameter and K-counter 619 with a zero-state or other initial condition with signal Km through NOR gate 621.
  • the system of the present invention is intended to be generally applicable to the fields of signal processing, data processing, and filtering.
  • the present system may be described with a preferred embodiment such as a correlator digital filter in a geophysical application, descriptions are intended to be merely exemplary of the broad scope of the present invention.
  • the correlator processor is intended to generally exemplify digital filters or signal processing arrangements having broad scope.
  • the geophysical application is intended to exemplify a broad range of signal processing and data processing applications including radar, underwater acoustics, medical diagnostics, equipment diagnostics, and a broad range of other applications.
  • the discussions relative to a correlator data processor are intended to exemplify generalized data processing arrangements including a convolution processor, a deconvolution processor, and a Fourier transform processor.
  • a signal compensation arrangement using a reference signal has been described with reference to FIG. 6 in the embodiment of a memory system. It is herein intended that this memory system be exemplary of general signal compensation arrangements such as for telemetry systems, data acquisition systems, signal processing systems, and servo systems.
  • CCD arrangements Memory and signal processing arrangements have herein been described in the embodiment of CCD arrangements. It is herein intended that these CCD arrangements be exemplary of general componentry such as bipolar, MOS, etc; various structures such as monolithic and discrete structures; and general technologies such as electronic, magnetostrictive, sonic, surface acoustic wave (SAW), magnetic, etc.
  • SAW surface acoustic wave
  • magnetic tape and disk, magnetostrictive, SAW, and other memory technologies conventionally store digital bits but can also store analog samples. Therefore, these conventional digital memory devices may be used as analog or hybrid memory devices in accordance with the teachings of the present invention as described for the preferred embodiment of a CCD analog or hybrid memory.
  • Refresh arrangements have been described in the embodiment of a memory system. It is herein intended that this refresh arrangement be exemplary of general signal processing arrangements.
  • reference signals may be input as digital signals together with data signals 938C to logic 940 to generate input signals 938B to DAC 933 (FIG. 6C).
  • a digital scale factor signal and a digital bias signal may be multiplexed or combined with input signals 938C and subsequently stored in memory 932 as analog signals 949; where such digital input reference signals will be stored in memory 932 being degraded with errors of other circuits such as DAC 933; thereby permitting compensation of errors in addition to CCD memory errors.
  • Another feature of the present invention is the use of CCDs in a servo system such as use of the CCD arrangements of the present invention in the servo system of parent applications Ser. No. 101,881; Ser. No. 134,958; Ser. No. 135,040; and Ser. No. 302,771.
  • the analog ROM of the present invention may be used in a hybrid memory arrangement or in an analog memory arrangement.
  • a hybrid memory arrangement for storing digital information in analog form has been discussed with reference to FIG. 6.
  • An analog memory arrangement may be used in an analog signal processor such as an analog beamformer or a correlator or may output analog signals to other devices such as outputting analog sound samples to a sound transducer.
  • Such hybrid and analog arrangements may be operated under digital control such as with the arrangements discussed with reference to FIG. 6.
  • serial memory shall also imply a random access memory, a parallel memory, and any other type of architecture that may be implemented in accordance with the features of the present invention.
  • CCD memory imply other types of memories such as magnetostrictive delay line memories, magnetic memories, cryogenic memories, integrated circuit memories, optical memories or other types of memories that may be used in accordance with the teachings of the present invention.
  • a preferred embodiment may be implemented using the same technologies for implementing both memory and logic circuits.
  • CCD technology is a MOS FET technology and MOS FET computers are also well known in the art. Therefore, a CCD memory and a MOS FET data processor may be constructed using similar technologies on a single monolithic integrated circuit chip.
  • FETs 917 and 918 can be implemented with any well-known switches including electronic switches such as FETs and bipolar transistors and even mechanical switches such as relays. Further, improved capabilities may be obtained by higher levels of integration.
  • FETs 917 and 918 may be manufactured as part of CCD 920 (FIG. 6A) to provide the combined capabilities of demodulation, filtering, and multiplexing with monolithic circuits.
  • the system of the present invention is intended to have a broad scope wherein a memory and a signal processing system are intended to exemplify generalized arrangements for storing signals, processing signals and transferring signals; FFT and correlator processors are intended to exemplify generalized filtering or processing arrangements; and other such devices are intended to exemplify generalized arrangements.
  • signal is herein intended to include electrical signals, charge signals, current signals, acoustic signals, illumination signals, magnetostrictive signals, sonic signals, magnetic signals, and other known signals which may be sensed such as with a transducer and which may be processed such as with a filter.

Abstract

The present invention is directed to a read only memory, wherein the preferred embodiment provides an analog read only memory using charge coupled devices. Fixed but selectable charge packets are used to charge elements in a charge coupled device array; where selectable charging may be provided by selecting resistor values, selecting capacitor values, selectable masking of photo detectors, and other such methods. The accumulated fixed packets of charge are then shifted with a charge coupled device register to provide sequential analog signal outputs. Use of an analog read only memory permits hybrid signal processing such as for voice response. Use of a serial output simplifies the accessing and reduces accessing electronics by eliminating the more complex random access arrangements. The analog read only memory of the present invention has the additional advantage of being a non-volatile memory for preserving stored information when power is removed; where conventional charge coupled device memories are volatile and lose all stored information when power is removed. The analog read only memory of the present invention is particularly useful in systems for generating analog output signals such as voice response systems and filtering systems. Accessing of analog samples from the read only memory can be controlled with a digital processor such as by controlling shifting of the charge couple device shift register and by selecting the desired output information under digital control.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
This application is a continuation in part of each application in the following chain of copending patent applications
(1) FACTORED DATA PROCESSING SYSTEM FOR DEDICATED APPLICATIONS Ser. No. 101,881 filed on Dec. 28, 1970 now abandoned;
(2) CONTROL SYSTEM AND METHOD Ser. No. 134,958 filed on Apr. 19, 1971;
(3) CONTROL APPARATUS Ser. No. 135,040 filed on Apr. 19, 1971;
(4) APPARATUS AND METHOD FOR PRODUCING HIGH REGISTRATION PHOTO-MASKS Ser. No. 229,213 filed on Apr. 13, 1972 now U.S. Pat. No. 3,820,894 issued on June 28, 1974;
(5) MACHINE CONTROL SYSTEM OPERATING FROM REMOTE COMMANDS Ser. No. 230,872 filed on Mar. 1, 1972;
(6) COORDINATE ROTATION FOR MACHINE CONTROL SYSTEMS Ser. No. 232,459 filed on Mar. 7, 1972;
(7) DIGITAL FEEDBACK CONTROL SYSTEM Ser. No. 246,867 filed on Apr. 24, 1972 now U.S. Pat. No. 4,310,878 issued on Jan. 12, 1982;
(8) COMPUTERIZED SYSTEM FOR OPERATOR INTERACTION Ser. No. 288,247 filed on Sept. 11, 1972 now U.S. Pat. No. 4,121,284 issued on Oct. 17, 1978
(9) A SYSTEM FOR INTERFACING A COMPUTER TO A MACHINE Ser. No. 291,394 filed on Sept. 22, 1972;
(10) DIGITAL ARRANGEMENT FOR PROCESSING SQUAREWAVE SIGNALS Ser. No. 302,771 filed on Nov. 1, 1972;
(11) APPARATUS AND METHOD FOR PROVIDING INTERACTIVE AUDIO COMMUNICATION Ser. No. 325,933 filed on Jan. 22, 1973 now U.S. Pat. No. 4,016,540 issued on Apr. 5, 1977;
(12) ELECTRONIC CALCULATOR SYSTEM HAVING AUDIO MESSAGES FOR OPERATOR INTERACTION Ser. No. 325,941 filed on Jan. 22, 1973 now U.S. Pat. No. 4,060,848 issued on Nov. 29, 1977;
(13) ILLUMINATION CONTROL SYSTEM Ser. No. 366,714 filed on June 4, 1973 now U.S. Pat. No. 3,986,022 issued on Oct. 12, 1976;
(14) HOLOGRAPHIC SYSTEM FOR OBJECT LOCATION AND IDENTIFICATION Ser. No. 490,816 filed on July 22, 1974 now U.S. Pat. No. 4,209,853 issued on June 24, 1980;
(15) COMPUTERIZED MACHINE CONTROL SYSTEM Ser. No. 476,743 filed on June 5, 1974;
(16) SIGNAL PROCESSING AND MEMORY ARRANGEMENT Ser. No. 522,559 filed on Nov. 11, 1974 now U.S. Pat. No. 4,209,852 issued on June 24, 1980;
(17) METHOD AND APPARATUS FOR SIGNAL ENHANCEMENT WITH IMPROVED DIGITAL FILTERING Ser. No. 550,231 filed on Feb. 14, 1975 now U.S. Pat. No. 4,209,843 issued on June 24, 1980;
(18) ILLUMINATION SIGNAL PROCESSING SYSTEM Ser. No. 727,330 filed on Sept. 27, 1976, now abandoned; in favor of continuing applications
(19) ELECTRO-OPTICAL ILLUMINATION CONTROL SYSTEM Ser. No. 730,756 filed on Oct. 7, 1976;
(20) INCREMENTAL DIGITAL FILTER Ser. No. 754,660 filed on Dec. 27, 1976;
(21) MEANS AND METHOD FOR COMPUTERIZED SOUND SYNTHESIS Ser. No. 752,240 filed on Dec. 20, 1976; and
(22) VOICE SIGNAL PROCESSING SYSTEM Ser. No. 801,879 filed on May 31, 1977; now U.S. Pat. No. 4,144,582; issued on Mar. 13, 1979 all by Gilbert P. Hyatt; wherein the benefit of the filing dates of the above-listed copending applications are herein claimed in accordance with the United States Code such as with 35 USC 120 and 35 USC 121 and wherein this application is further related to but not a continuation in part of patent applications.
(23) INTERACTIVE CONTROL SYSTEM Ser. No. 101,449 filed on Dec. 28, 1970 by Lee, Cole, Hirsch, Hyatt, and Wimmer now abandoned in favor of a continuing application;
(24) INTERACTIVE CONTROL SYSTEM Ser. No. 354,590 filed on Apr. 24, 1973 by Lee, Cole, Hirsch, Hyatt, and Wimmer now U.S. Pat. No. 4,038,640 issued on July 26, 1977;
(25) ADAPTIVE ILLUMINATION SOURCE INTENSITY CONTROL DEVICE Ser. No. 152,105 filed on June 11, 1971 by Lee, Wimmer, and Hyatt now U.S. Pat. No. 3,738,242 issued on June 12, 1973 and continuations and divisionals therefrom; and
(26) DIGITAL SIGNAL PROCESSOR FOR SERVO VELOCITY CONTROL Ser. No. 339,817 filed on Mar. 9, 1973 by Gilbert P. Hyatt now U.S. Pat. No. 4,034,276 issued on July 5, 1977 being a Divisional application of said parent application Ser. No. 135,040 and having the same disclosure as-filed as said parent application Ser. No. 135,040;
wherein the above-listed patents and patent applications are incorporated herein by reference as if fully set forth at length herein.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is related to electronic memories for data processors and signal processors.
2. Description of the Prior Art
Multitudes of different types of memories are used in the prior art including magnetic memories, integrated circuit memories, and optical memories. The most pertinent prior art is integrated circuit read only memories and integrated circuit charge coupled device (CCD) memories. Integrated circuit read only memories are significantly more expensive than charge coupled device memories, primarily because such read only memories require more complex monolithic processes than are required for CCD memories and because such read only memories are random access memories thereby requiring more complex accessing circuitry and multitudes of parallel interconnections than are required for CCD memories. CCD memories are lower in cost than conventional read only memories, but CCD memories are volatile where all stored information is lost when power is turned off. This volatility characteristic is verified in the "Engineer's newsletter"; Electronics Magazine; Mar. 31, 1977; page 121; last sentence.
Therefore, the prior art has been constrained to expensive memories such as magnetic memories and integrated circuit read only memories when non-volatile capability is required.
The prior art is further defined in the art-of-record of the related applications in the chain of continuing applications including U.S. Pat. No. 3,356,989 to Autry; U.S. Pat. No. 3,613,771 to Quay; U.S. Pat. No. 3,643,106 to Berwin; U.S. Pat. No. 3,826,926 to White; U.S. Pat. No. 3,852,745 to Le Bail; U.S. Pat. No. 3,873,958 to Whitehouse; U.S. Pat. No. 3,876,989 to Bankowski; U.S. Pat. No. 3,889,245 to Gosney; U.S. Pat. No. 3,775,738 to Quay; U.S. Pat. No. 3,787,852 to Puckette; U.S. Pat. No. 3,891,977 to Amelio; U.S. Pat. No. 3,895,342 to Mallet; U.S. Pat. No. 3,909,806 to Uchida; U.S. Pat. No. 3,914,748 to Barton; and U.S. Pat. No. 3,942,034 to Buss and including the article by Dennard, IBM Technical Disclosure Bulletin, Vol. 14, No. 12, May 1972, pages 3791-3792; the article by Altman, Electronics Magazine, Feb. 28, 1972, pages 62-71; and the article by Baertsch, Electronics Magazine, Dec. 6, 1971, pages 86-91 which references are all incorporated herein by reference.
SUMMARY OF THE INVENTION
The present invention is broadly directed to new and unique memory techniques; wherein a preferred embodiment is in the form of a non-volatile analog read only memory (ROM) using low-cost charge coupled device (CCD) technology. The prior art does not consider and does not teach non-volatile CCD memories and certainly not the CCD ROM of the present invention and the prior art does not teach analog ROMs as in the memory of the present invention.
The CCD embodiment of the present invention provides non-volatile storage in the form of monolithic resistors, capacitors, optical masks, and other fixed arrangements which provide charge accumulation that is a function of the fixed monolithic arrangement. Charge may be accumulated or loaded into a CCD shift register and shifted to the output in serial form, thereby eliminating complex electronics and interconnections usually required for random access memory architectures.
Further, the CCD ROM of the present invention is fully compatible with other CCD technologies such as CCD volatile memories and CCD signal processors, thereby providing a fully CCD signal processing system having non-volatile memory, alterable memory, and processing circuitry.
In another embodiment, the CCD shift register used for outputting ROM signals may also be used as an alterable CCD memory such as on a time-shared basis with the ROM capability.
Yet further, unique and useful CCD memory and signal processing circuits are provided including demodulators, multiplexors, beamformers, compositors, a hybrid memory, an adaptive refresh arrangement, and other inventive features.
The CCD ROM of the present invention provides an important solution to a major technological problem. Multitudes of electronic systems such as electronic game systems, electronic appliance systems, electronic calculators, and other such devices have been severely limited in the amount of memory available because of the high cost of memory. For example, in implementing a talking doll the memory required for speech sample storage completely dominated the total cost budget thereby rendering such a device to be economically unfeasible. Various memory alternatives were considered such as conventional CCD memories and bubble memories which are both indicated to be low in cost.
Relative to bubble memories, the cost per bit is low but only for large systems wherein bubble memories require complex overhead circuitry devices such as magnets. Therefore, although large bubble memories have a low cost per bit, a minimum bubble memory system may cost several hundred dollars due to overhead cost factors.
Relative to CCD memories, they are conceptually low in cost even for small memory systems but are inherently volatile type memories which lose information due to power removal or due to other conditions such as electrical noise. Therefore, CCD memories have been considered to be inappropriate for storing permanent information.
In view of the above, memory technologies are generally considered in the art to preclude low-cost applications requiring large amounts of memory such as an electronic talking doll system. In order to solve this "unfilled need", the present invention is directed to a CCD ROM having non-volatile storage for permanent information and having low cost.
Further, in accordance with the hybrid memory arrangement of the present invention, a hybrid memory is provided for storing analog information under digital control. Therefore a complete analog parameter may be stored in one CCD memory element in direct contrast to prior art digital memories which merely store one digital bit of one word in a CCD memory element, thereby achieving greater storage density and lower cost per word with the memory arrangement of the present invention.
An object of the present invention is to provide a low-cost electronic memory.
Another object of the present invention is to provide a non-volatile electronic memory.
Yet another object of the present invention is to provide an analog read only memory.
Yet another object of the present invention is to provide a reverberation filter.
Still another object of the present invention is to provide a non-volatile CCD memory.
Yet still another object of the present invention is to provide a combination non-volatile and volatile CCD memory.
Yet still another object of the present invention is to provide an adaptive refresh arrangement.
A further object of the present invention is to provide a hybrid memory for improved storage capacity.
A still further object of the present invention is to provide improved signal processing arrangements.
A yet still further object of the present invention is to provide a monolithic memory system.
The foregoing and other objects, features, and advantages of the present invention will become apparent from the following detailed descriptions of preferred embodiments of this invention, as illustrated in the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
A better understanding of the present invention may be obtained from a consideration of the detailed description hereinafter taken in conjunction with the drawings which are briefly described below.
FIG. 1 comprises a block diagram of the memory system of the present invention.
FIG. 2 comprising FIGS. 2A-2D illustrates ROM arrangements in accordance with the present invention wherein FIG. 2A sets forth an optical ROM arrangement, FIG. 2B sets forth a resistance ROM arrangement, FIG. 2C sets forth an electrode dimensional ROM arrangement, and FIG. 2D sets forth an electrode dimensional ROM arrangement in combination with a parallel input load serial output arrangement in accordance with the block diagram of FIG. 1.
FIG. 3 comprising FIGS. 3A and 3B illustrates memory control electronics wherein FIG. 3A sets forth a three-phase clock circuit in accordance with the CCD control logic block shown in FIG. 1 and FIG. 3B sets forth an ROM control circuit in accordance with the ROM control logic block shown of FIG. 1.
FIG. 4 comprises an optical filter embodiment in accordance with the memory arrangements of FIGS. 1 and 2A of the present invention.
FIG. 5 comprises a reverberation filter embodiment of the memory system of the present invention.
FIGS. 6-8 illustrate a high resolution and narrow beam field of view display arrangement, an intermediate resolution and intermediate field of view display arrangement, and operator control arrangements respectively in accordance with the preferred embodiment of the underwater acoustic system of parent application Ser. No. 522,559; wherein these figures are herein incorporated by reference therefrom; and wherein the description thereof and other descriptions and figures in said parent application Ser. No. 522,559 have been incorporated herein by reference.
FIG. 6, comprising FIGS. 6A-6T illustrates signal processing arrangements using charge couple devices (CCDs) in accordance with the present invention wherein FIG. 6A illustrates a CCD channel processor arrangement; FIG. 6B illustrates a CCD beam-forming arrangement; FIG. 6C illustrates a CCD hybrid memory arrangement; FIG. 6D illustrates signal degradation and compensation in accordance with the hybrid memory arrangement of FIG. 6C; FIG. 6E illustrates an alternate embodiment of a CCD memory arrangement; FIG. 6F illustrates an adaptive memory refresh arrangement; FIG. 6G illustrates the signal forms associated with the adaptive memory refresh arrangement of FIG. 6F; FIG. 6H illustrates a first refresh circuit; FIG. 6I illustrates refresh circuity having an analog implicit servo; FIG. 6J illustrates hybrid refresh circuitry having an implicit servo; FIG. 6K illustrates an adaptive memory refresh arrangement having a plurality of reference signals; FIG. 6L illustrates signal forms associated with the adaptive memory refresh arrangement of FIG. 6K; FIG. 6M illustrates a bias refresh circuit; FIG. 6N illustrates a refresh circuitry having an analog implicit servo; FIG. 6O illustrates a hybrid refresh circuit having a hybrid implicit servo; FIG. 6P illustrates an analog scale factor refresh implicit servo in combination with a bias refresh circuit; FIG. 6Q illustrates a hybrid scale factor refresh implicit servo in combination with a bias refresh circuit;
FIG. 6R illustrates combined scale factor and bias refresh circuits in parallel form; and FIGS. 6S and 6T illustrate combined scale factor and bias refresh circuits using both analog and hybrid implicit servos for scale factor refresh with parallel bias and scale factor refresh circuits.
FIG. 6A through FIG. 6E herein and the descriptions related thereto are substantially the same as FIG. 9A through FIG. 9E respectively and the descriptions related thereto as set forth in parent applications Ser. No. 490,816; Ser. No. 522,559; and Ser. No. 550,231. FIG. 6F through FIG. 6J herein and the decriptions related thereto are substantially the same as FIG. 9F through FIG. 9J respectively and the description related thereto as set forth in parent applications Ser. No. 522,559 and Ser. No. 550,231.
By way of introduction of the illustrated embodiments, the components shown in the figures have been assigned general reference numerals and a description of each such component is given in the following detailed description. The components in the figures have been assigned three-digit reference numerals wherein the hundreds-digit of the reference numeral is related to the figure number except that the same component appearing in successive figures has maintained the first reference numeral. In particular, the components in FIG. 1 have 100 series reference numerals (100 et seq), the components in FIG. 2 have 200 series reference numerals (200 et seq), the components in FIG. 3 have 300 series reference numerals (300 et seq), the components in FIG. 4 have 400 series reference numerals (400 et seq), the components in FIG. 5 have 500 series reference numerals (500 et seq), and the components in FIG. 6 have 900 series reference numerals (900 et seq).
Reference numerals may herein be presented either with alphabetical characters or without alphabetical characters; wherein corresponding reference numerals with or without alphabetical characters show relationships therebetween and alphabetical characters show alternatives therebetween. For example, FET component 992 (FIG. 6F) is related to FET components 992A and 992B (FIG. 6K) as being related but alternated embodiments; wherein these alternate devices include corresponding reference numerals to show relationships therebetween and further include alphabetical designations to identify distinctions therebetween.
DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EMBODIMENT System Description
The electronic memory arrangement of the present invention can take any of a number of possible forms. Preferred embodiments of several features of the present invention are shown in the accompanying figures and will be described in detail hereinafter.
The read only memory (ROM) feature of the present invention 170 is exemplified with the simplified block diagram shown in FIG. 1. Input signal 171 may be an analog input signal or a digital input signal for storing in shift register 174. Write circuitry 172 writes information into CCD shift register 174 in response to input signal 171. Shift register 174 shifts signals stored therein under control of control signals 176 from control logic 175 generated in response to clock signals CK 177 and input command signals CMND 178. Signals shifted in register 174 are shifted out as signals 190 to read circuitry 179 to generate output signal 180. Fixed signals 181 may be loaded into register 174 under control of ROM control logic 183 operating in response to clock signal CK 184 and command signal CMND 185. Fixed signals 181 may be implicit in the memory structure or may be generated with ROM circuitry 182 operating under control of control signal 196 generated by ROM control logic 183 in response to clock signal 184 and command signal 185.
Many of the elements shown in FIG. 1 are either described in the copending applications incorporated by reference or are old in the art. For example, CCD shift register 174 having appropriate write circuitry 172 and read circuitry 179 and operating under control of CCD control logic 175 is well known in the art; wherein a preferred embodiment thereof is provided in copending applications incorporated herein by reference and further discussed with reference to FIG. 6 herein. For example, write circuitry 172, CCD shift register 174, and read circuitry 179 may be a single monolithic integrated circuit; wherein write circuitry 172 may comprise a monolithic write diode, CCD shift register 174 may comprise storage elements having triple electrodes deposited thereon for a three-phase clock system, and read circuitry 179 may comprise a monolithic sense amplifier and output amplifier. CCD control logic 175 may generate three-phase clock signals 176 or any other well-known clock signals such as two-phase or four-phase clock signals to control shifting of information in register 174. Control logic 175 may operate in response to a single clock signal 177 for generating multi-phase clock signals 176 and a command signal 178 for commanding shifting or non-shifting by enabling or disabling, respectively, control logic 175 for generating or not generating, respectively, multiple-phase clock signals 176. Such elements and the interconnection and cooperation therebetween are well known in the art and widely described in the literature such as in the patents referenced herein.
The loading of signals into a CCD shift register such as the loading of parallel signals 181 into shift register 174 is well known in the art and may be performed in various ways such as by accumulating photo-optically generated charge or parallel transfer of signals with CCD circuit techniques. Further, new and unique ways of loading signals 181 into register 174 are herein provided using prior art circuit techniques in a unique manner such as accumulation of thermally generated charge which is similar to accumulating photo-electrically generated charge and such as accumulating electronically generated charge by connecting ROM charging circuits 182 to CCD elements in register 174.
Various output circuits may be used such as a generalized output circuit 192 for generating output signal 189; or an integration output circuit 191 for generating integration output signal 187; or any known output circuit.
Although the prior art does not show CCD ROM arrangements nor analog ROM arrangements, well-known prior art methods may be used with some modification to provide such unique ROM capability. As will be discussed herein, ROM input signals 181 may be implicit in CCD register 174 such as by explicitly accumulating thermally generated or photo-electrically generated charge or may utilize external circuitry such as ROM circuitry 182 to provide ROM charge signals 181. ROM control logic 183 may control ROM circuitry 182 to generate ROM signals 181, may control CCD register 174 to load ROM signals 181, and may control CCD control logic 175 to enable and disable shift register operations. For example, command signal 185 to ROM control logic 183 may command readout of ROM information such as with signal 180. Command signal 185 may enable a circuit such as a well-known one-shot multivibrator to generate a predetermined duration pulse signal 196 to enable ROM circuit 182 to generate charge signals 181 for loading into register 174 and pulse signal 186 to disable CCD control logic 175 to discontinue shifting of register 174 until charge accumulation has been completed. Completion of the fixed duration signal 196 may disable ROM circuits 182 from generating additional charge and may control shifting of register 174 to shift out accumulated charge signals with register 174 as output signal 180 to external circuitry. Enabling and disabling of clock signals and use of one-shot multivibrators for time delays and timing signals is described in copending patent applications incorporated by reference herein and is well known in the art, and therefore need not be described in greater detail herein. Further, loading of parallel signals into a serial register and outputting of the signals loaded in parallel as serial signals is well known in the art and therefore need not be described further herein.
Detailed embodiments of CCD shift register 174 are shown in FIG. 6 hereinafter and detailed embodiments of ROM circuit 182 and the use thereof in memory system 170 is shown in FIG. 2 hereinafter. Further, the manner in which signals 181 are formed as fixed signals and the manner in which signals 181 are formed as analog signals will be described in detail with reference to FIG. 2 hereinafter.
The arrangement described with reference to FIG. 1 is shown in the form of parallel fixed input signals 181 and serial output signals 190 using parallel-to-serial conversion for simplicity of discussion. This arrangement exemplifies the broad scope of the present invention which is directed to non-volatile CCD signals; a unique read only memory concept, arrangement, and method; a generalized analog ROM; and other inventive features not known in the prior art. Many other arrangements can be used to implement these features wherein the present invention is not limited to CCDs, nor to parallel-to-serial arrangements, nor to any particular circuit arrangement but is generally applicable. For example, register 174 may be a bucket-brigade device, a bubble memory device, a magnetostrictive delay line, or other devices. Further, fixed signals may be charge signals 181 loaded into CCD register 174 in either explicit form with ROM circuit 182 or in implicit form such as by accumulating thermally generated or optically generated charge or may be other signals for other circuit types such as voltage signals, current signals, acoustical signals, illumination signals, or other signals. In an acoustical signal embodiment, register 174 may be exemplified by acoustical propogation in an acoustic surface wave (SAW) device and ROM circuitry 182 may be electrodes for introducing acoustical signals. In an illumination embodiment described with reference to FIG. 2A herein, ROM circuitry 182 may be implemented as an optical masking arrangement to implicitly generate photo-optically generated fixed charge signals 181. Yet further, random access such as with a conventional random access memory (RAM) may be used in place of the CCD shift register shown for a preferred embodiment. Therefore, the specific embodiment described for a CCD arrangement with reference to FIG. 1 merely exemplifies the broad scope of the present invention and is not intended to be limited to the presently preferred specific embodiment described herein.
For simplicity of discussion, the arrangement shown in FIG. 1 has a single block of ROM circuits 182 for loading fixed signals 181 into register 174. In alternate embodiments, a plurality of ROM circuits 182 may be connected having corresponding charge signals 181 connected together such as ORed together so that an appropriate ROM circuit 182 out of a plurality of ROM circuits may be selected such as by selection of the appropriate one-shot signal 225 (FIGS. 2B-2D and 3B) to select a block of ROM circuits to load fixed information into register 174.
The various portions of the memory system illustrated in FIG. 1 may be implemented with similar monolithic integrated circuit processes such as the well-known MOS technology to provide a fully monolithic memory system, thereby providing still further advantages.
Based upon the foregoing description, it can be seen that register 174 may be a conventional volatile CCD shift register for storing input information 171 and for generating stored output information 180 in addition to receiving fixed input information 181 for generating fixed output information 180. This dual function capability of memory system 170 and particularly register 174 is considered to provide important advantages in electronic system implementation.
Read Only Memory Implementation
Various means for generating fixed charge input signals 181 will now be discussed with reference to FIG. 2. For simplicity of discussion and because peripheral circuits have been discussed with reference to FIG. 1; circuits 172, 175, 179, and 183 are not shown in FIG. 2; wherein FIG. 2 shows register 174 and may also show ROM circuit 182 and fixed charge signals 181 as required to illustrate operation. FIG. 2 shows a CCD memory in the form of a conventional three-phase clocked CCD register which is modified to incorporate the features of the present invention. Because of this high level of detail in the disclosure, it is desirable to assume a particular illustrative configuration, herein selected as a three-phase clocked CCD register system. For example, FIGS. 2A-2D show three-phase clock signals P1, P2, and P3 which are used to sequence charge signals from a first to a second and to a third CCD electrode in a well-known manner, wherein construction and use of three-phase signal generators, three-phase clock interconnections, three-phase CCD registers, and three-phase CCD electrodes are well known in the art and are shown herein in schematic and illustrative form for simplicity of discussion. Such a specific embodiment is provided merely for illustrative purposes and is not intended to limit the scope of the present invention.
In order to exemplify the teachings of the present invention, a plurality of preferred embodiments will now be discussed with reference to FIG. 2. For consistency of discussion, 12 electrodes 210-221 are shown for each embodiment (FIGS. 2A-2D), wherein corresponding electrodes between the different embodiments are lined up vertically in the plane of the page of FIG. 2. An extended length of the CCD shift register is implied with the "break" schematic representation 222. Electrode and schematic break notations are lined up vertically in the plane of the page of FIG. 2 and reference numerals 210-222 apply to corresponding electrode and break notations for each of FIGS. 2A-2D. Similarly, three-phase clock signals P1-P3 are shown for each of the preferred embodiments and shown connected to corresponding CCD electrodes for each of the preferred embodiments in FIG. 2. Other corresponding elements and signals are provided with corresponding notations in FIGS. 2A-2D.
Further, the three-phase clocking system is shown with electrode triplets for each memory element, wherein the adjacent electrode triplet connected to clock signals P1, P2, and P3 form a memory element with signal transfer capability. For example, electrodes 210, 213, 216, and 219 are shown having the ROM parameter formed therewith and are associated with the second transfer electrodes 211, 214, 217, and 220 respectively and the third transfer electrodes 212, 215, 218, and 221 respectively.
In the disclosed embodiment, only a single electrode 210, 213, 216, and 219 of each electrode triplet is shown having an analog ROM parameter provided therewith for purposes of illustration. In alternate embodiments, a plurality of electrodes in each memory element may have the analog ROM parameter constructed therewith where, for example, each of the electrodes in each electrode triplet shown in each of FIGS. 2A-2D may be structured as shown for the signal electrode 210, 213, 216, and 219 in each of FIGS. 2A-2D to have ROM capability for the plurality of electrodes associated with a triplet memory element. For example, electrodes 211 and 212 may be masked as shown for electrode 210 (FIG. 2A); electrodes 211 and 212 may be connected either with or without diodes to resistor R0 or to similar resistors as shown for electrode 210 (FIG. 2B): electrodes 211 and 212 may have sizes related to the size of electrode 210 (FIG. 2C); and electrodes 211 and 212 may have ROM transfer electrodes connected thereto such as electrodes 210R, 210A and 210B for electrode 210 (FIG. 2D).
For convenience of discussion, a group of corresponding electrodes for each memory element may be herein referred to by the clock phase connected thereto wherein for example electrodes 210, 213, 216, and 219 may be referred to as the P1 electrodes. Further, a memory element may comprise a plurality of electrodes such as three electrodes for the three-phase memory system discussed with reference to FIG. 2, wherein a memory element or memory cell may be herein referred to by the electrode shown as the P1 electrode for that particular cell. For example, the memory cell comprising electrodes 210-212 may be referred to as memory element 210.
One embodiment of the analog ROM of the present invention will now be discussed with reference to FIG. 2A. Photo-optical CCD arrangements are well known in the art such as for CCD television cameras, where illumination 205 is focused upon electrodes 210-221 providing charge accumulation on an illuminated electrode that is proportional to the intensity of the illumination. If illumination 205 is uniform over the array of electrodes 210-221 and if a mask is provided for each electrode such as mask 230 (which is shown continuous but broken at point 222), the charge accumulation on each electrode in response to the uniform illumination is proportional to the size of the sensitive area which can be considered proportional to the size of the unmasked electrode portion such as the cross-hatched portions of the P1 electrodes shown outside of mask 230 (FIG. 2A). For example, the active area of electrode 210 is shown greater than the active area of electrode 213 illustrated with the unmasked (cross-hatched) portions of these electrodes; wherein photo-electrically generated charge is proportionately greater for electrode 210 than for electrode 213. For the purposes of this example, electrode 216 has the greatest magnitude analog ROM parameter followed by electrodes 219, 210, and 213 having progressively decreasing analog magnitudes for ROM parameters.
Except for the use of mask 230 and uniform illumination 205, the CCD register shown in FIG. 2A may be a conventional photo-electric CCD device including control electronics for exposing, accumulating, and outputting signals. Such conventional exposure, charge accumulation, and outputting of information may be used for the other embodiments shown in FIGS. 2B-2D.
It will now become obvious to those skilled in the art from the teachings herein that charge accumulation for each P1 electrode is proportional to the unmasked area, or sensitive area, or cross-hatched area (FIG. 2A) and therefore a group of related charge signals having predetermined relative magnitudes can be provided. A scale factor parameter may be intensity of illumination 205 and a bias parameter may be thermally generated charge accumulation during the exposure and shifting time; wherein scale factor and bias errors may be measured and/or reduced such as with the adaptive compensation arrangements shown in FIG. 6 herein.
Masking of integrated circuits is well known in the art such as using thin film techniques with photo-resist or passivation technologies, using thick film techniques such as silk screening and depositions, and using other such methods.
Alternate preferred embodiments of the ROM of the present invention will now be discussed with reference to FIGS. 2B and 2C. A command pulse 224 may be processed with circuitry 223 such as a one-shot multivibrator for generating a precision pulse signal 225 which is conducted through charging resistor RC (FIGS. 2B and 2C) and through ROM selectable resistors R0, R3, R6, and R9 226 (FIG. 2B) to charge P1 electrodes. Diodes 227 may be used for electrical isolation. The amount of charge accumulated on each P1 electrode may be related to the magnitude of the charging resistance, which is the charging resistance RC (FIGS. 2B and 2C) and the ROM parameter charging resistance 226 (FIG. 2B) for a particular electrode and further related to the capacitance of the electrode to establish an RC time constant. For a particular charging time and charging signal amplitude (the width and amplitude of pulse 225) and for a particular RC time constant associated with the electrode, an amount of charge will be accumulated with each P1 electrode that is related to the value of the charging resistance and to the value of the electrode capacitance. For simplicity of discussion, the arrangement shown in FIG. 2B has constant dimension electrodes (implying constant capacitance values) and selectable resistor values and the arrangement shown in FIG. 2C has constant charging resistor values (implied by charging resistor RC being common to all electrodes) and selectable P1 electrode capacitance values (implied by the selectable dimensions of the P1 electrodes). From these two illustrations (FIGS. 2B and 2C), one skilled in the art will be able to provide various combinations of these teachings such as by using selected size P1 electrodes shown in FIG. 2C in combination with the arrangement of FIG. 2B having selected value resistors for providing additional control of the RC time constant for the ROM of the present invention.
After the ROM charge has been accumulated on the P1 electrodes (FIGS. 2B and 2C), multiple-phase shifting operations may be initiated with clock signals P1-P3 as is well known in the art.
In one embodiment, the P1 electrodes accumulating ROM related charge may be excited by maintaining the P1 clock signal constant for charge accumulation and by disabling the P2 and P3 clock signals to minimize charge accumulation such as thermally generated charge accumulation on the P2 and P3 electrodes.
Another embodiment will now be discussed with reference to FIG. 2C. Charge accumulation may be provided with photoelectrically generated charge 205 in response to illumination signal 205 or with thermally generated charge in response to thermal signal 206; wherein electrically generated charge through diodes 227 to the P1 electrodes may be eliminated from this embodiment. The photo-optically generated charge or thermally generated charge may be accumulated in proportion to the dimensions of the electrode. Unmasked P1 electrodes may provide photo-electric charge accumulation proportional to the area of the electrode exposed to the illumination and thermally generated charge may be accumulated in proportion to the area of the electrode. The P1 electrodes are shown having a dimension above the bias dimension 228 proportional to the ROM parameter; wherein the bias dimension 228 is shown as the dimension for the P2 and P3 electrodes for purposes of illustration.
Charge may be accumulated in response to illumination signal 205 or thermal signal 206 for a period of time and may then be shifted out of the memory as is well known for CCD imaging arrays. Charge accumulation time should be such that the amount of charge accumulated during the accumulation period does not exceed the capacity of the smaller electrodes (such as the P2 and P3 electrodes) to insure that the smaller electrodes will not be saturated as the accumulated charge from the larger electrodes (such as the P1 electrodes) are shifted through the register. Therefore, the charging time limits the maximum charge and the area of the P1 electrodes determines the magnitude of the charge to provide ROM analog parameters that will not saturate the register.
An adaptive compensation arrangement may be used, where one of the P2 or P3 electrode signals may be used as a bias signal and one of the P1 electrode signals may be used as a scale factor signal or alternately P1 electrode signals may be used for both bias and scale factor signals in accordance with the adaptive compensation arrangement shown in FIG. 6F et seq.
Another alternate embodiment will now be discussed with reference to FIG. 2D. Charge accumulation may be provided with an independent set of electrodes, the R electrodes, wherein charging may be provided with electrical charging through diodes 227 and charging resistor RC as discussed with reference to FIG. 2C above; or may be photo-electric charging as discussed with reference to FIGS. 2A and 2C above; or may be thermal charging as discussed with reference to FIG. 2C above. Alternately, R electrodes may be constant in dimension and may be charged through weighted resistors as discussed with reference to FIG. 2B above or alternately R electrodes may have controllable capacitance and controllable resistance associated therewith for having a selectable RC time constant, as discussed with reference to FIGS. 2B and 2C above.
Using any of the analog ROM charging techniques discussed herein, auxiliary electrodes R may be charged to a level related to a desired ROM parameter. These ROM parameters may be stored on the R electrodes as analog charge accumulated with any of the above-listed methods or with other methods that will become obvious to those skilled in the art from the teachings herein. The charge accumulated on the R electrodes may be transferred through transfer electrodes A and B to the P1 electrodes of the CCD shift register. Transfer may be provided with a three-phase clock having the corresponding R, A, and B electrodes of the parallel transfer shift register as being the three-phase triplet electrodes associated with a memory element. Parallel transfer of information through the R, A, and B electrodes into the shift register and then serial transfer of the shift register information through the P1, P2, and P3 electrodes is well known in the art and need not be described in greater detail herein.
It may be desirable to clear register 174 prior to charge accumulation operations. Such register clearing may be provided by rapidly shifting all of the information out of register 174 to minimize photo-electrically and thermally generated charge accumulation and disabling electrical inputs into register 174 to minimize electrically generated charge accumulation.
Diodes, charging resistors, and various other components may be used as required; wherein certain diodes and resistors are shown herein in order to exemplify the use of such components, but not to establish a requirement. For example, charging resistor RC merely sets a time constant for charging of the P1 electrodes (FIGS. 2B-2D). Further, diodes D0, D3, D6, and D9 are shown for illustrative purposes to provide isolation between enable signal 225 and the P1 electrodes. Still further, one-shot multivibrator 223 is shown for generating output pulse 225 having a prescribed pulse width in response to input ROM command pulse 224 which may be a digital signal or other type of command signal. Still further, element 223 may include amplitude control circuits such as for providing a precise voltage amplitude for pulse 225, a precise current for pulse 225, or other pulse characteristics. Yet further, variations in charging signals such as illumination signals 205, thermal signals 206, and electrical pulse 225 may be compensated for with the adaptive refresh arrangement shown in FIG. 9 herein. For example, one of the P1 electrodes may be a reference electrode for providing a reference signal used to compensate the other signals such as for scale factor compensation or a plurality of the P1 electrodes may be reference electrodes for providing a plurality of reference signals such as for bias and scale factor compensation. For this example, electrodes 216 having a large charge signal impressed thereon may be used for a scale factor reference signal and electrodes 213 having a small charge signal impressed thereon may be used for a bias reference signal consistent with the adaptive compensation arrangements shown in FIG. 6F et seq herein.
For consistency of discussion, each of the presently preferred embodiments shown in FIGS. 2A-2D have consistent structure and consistent magnitudes for cross-referencing therebetween. For example, the exposed electrodes shown in cross-hatched form in FIG. 2A have a cross-hatched dimension proportional to the ROM signal amplitude; wherein the relative magnitudes of these cross-hatched segments are consistent with FIG. 2B wherein resistors R0, R3, R6, and R9 (FIG. 2B) may have values proportional to the cross-hatched dimensions of the exposed electrodes shown in FIG. 2A; wherein dimensions of the P1 electrodes (FIG. 2C) may be consistent with the ROM parameters of corresponding electrodes in FIG. 2A; and wherein the dimensions of each ROM electrode R (FIG. 2D) may be consistent with the dimensions of the cross-hatched electrodes of FIG. 2A for consistency of discussion of these presently preferred embodiments.
One feature of the present invention is a fully monolithic memory arrangement wherein it is herein intended that all elements may be provided on the monolithic structure such as monolithic resistors RC, R0, R3, R6, and R9 ; diodes D0, D3, D6, and D9 ; and control electronics such as circuit 223.
Although the ROM feature of the present invention has been discussed for an analog ROM embodiment, those skilled in the art will readily recognize that a digital ROM embodiment is a simplified version of an analog ROM, wherein the digital ROM merely has two amplitude levels instead of a plurality of intermediate amplitude levels; wherein the two digital amplitude levels may be the highest level and the lowest level or the scale factor level and the bias level such as discussed for the adaptive compensation arrangement with reference to FIG. 6. Therefore, any references herein to an analog ROM or an ROM in general is also intended to imply a digital ROM as an alternate embodiment.
For simplicity of discussion, a simplified schematic representation of CCD structure has been discussed relative to FIG. 2. Expansion of this simplified schematic representation into a full design will now become obvious to those skilled in the art from the teachings herein. For example, FIG. 2A shows a simplified photo-optical CCD electrode pattern to exemplify the ROM photo-optical mask teaching of the present invention. Well-known photo-optical CCDs accumulate photo-optically generated charge with an electrode from a sensitive charge generating area. For simplicity, the sensitive charge generating area is illustrated as the electrode area. Further, well-known photo-optical CCDs use one set of accumulating electrodes and another set of shifting electrodes (similar to the arrangement shown in FIG. 2D) but for simplicity of illustration these accumulating and shifting electrode functions are shown combined into one set of electrodes.
In view of the above, a method for providing a non-volatile analog ROM in conjunction with a CCD circuit has been provided. This specific embodiment is exemplary of many other embodiments and may be implemented for read only memories and/or alterable memories, non-volatile memories and/or volatile memories, CCD memories and/or other types of memories, analog memories and/or digital memories, and other alternatives and/or combinations of the features of the present invention.
CCD Register Control Electronics
Control electronics for CCD registers will now be discussed in simplified form to illustrate implementations thereof, although many other control arrangements are well known in the art and may be used with the system of the present invention.
A three-phase clock generator will now be discussed with reference to FIG. 3A. An inverted clock signal CK is input to an NAND-gate 310 and is controlled with the enable signal. When enabled, the clock signal is inverted with gate 310 and applied to counter 311. Counter 311 sequences through a plurality of states such as with a two-state counter having two output signals QA and QB. Decoder 312 may decode counter signals QA and QB to provide one of four output signals E1-E4 related to the state of counter signals QA and QB. Decoder output signals E1-E4 may be used directly as multiphase clock signals or may be logically combined to provide other clock signals.
For example, it may be desired to have overlapping clock signals such as for the P1 signal overlapping the P2 signal during the transition therebetween, the P2 signal overlapping the P3 signal during the transition therebetween, and the P3 signal overlapping the P1 signal during the transition therebetween; but where all three signals P1-P3 do not overlap at the same time. This can be achieved by ORing together the E1 and E2 signals with OR-gate 313 to form the P1 signal; ORing together the E2 and E3 signals with OR-gate 314 to form the P2 signal; and ORing together the E3, E4, and E1 signals with OR-gate 315 to form the P3 signal to use up the remainder of the four-bit counter times and to overlap the P1 signal. The logical diagram shown in FIG. 3A uses well-known components wherein NAND-gate 310 may be an S/N 7400 gate, counter 311 may be an S/N 7493 counter, decoder 312 may be an S/N 7445 decoder, and OR-gates 313 and 314 may be S/N 7432 gates.
The memory output control circuit will now be discussed with reference to FIG. 3B. A word counter 316 is conventionally used to count shift clock pulses to maintain track of the information being shifted out of a shift register. NAND-gate 317 may be used to logically combine a plurality of word counter outputs to detect the last word, or the first word, or a selected word in the count sequence. For example, when word counter 316 has a maximum output of all-ones, indicative of the last word being shifted out of the shift register; the all-one condition detected by gate 317 generates a low output signal 224 indicative of the last word being output. Signal 224 enables one-shot 223 which may be a one-shot multivibrator or synchronous one-shot circuit to generate a single charging pulse 225 (FIGS. 2B-2D and 3B) to initiate charging of the CCD electrodes with the fixed parameter prior to again enabling shifting operations with the next cycle of word counter 316.
The CCD shift register may also be used for alterable memory storage, wherein the ROM parameter can be disabled with signal 319 disabling gate 317 to disable circuit 223 to prevent generation of ROM command pulse 225; thereby making the CCD register available for alterable memory operations. These memory output control circuits may be implemented with commercially available integrated circuits, wherein counter 316 may be an S/N 7493 counter, NAND-gate 317 may be an S/N 7430 gate, and one-shot 223 may be an S/N 74121 monostable multivibrator or alternately may be a synchronous one-shot as discussed in copending patent application Ser. No. 754,660 with reference to FIG. 4H at page 36 line 4 to page 37 line 23 therein.
Filtering Arrangement
An improved filtering arrangement will now be discussed with reference to FIG. 2A. Although this filtering arrangement will be discussed in the embodiment of an electro-optical, analog, CCD, correlator arrangement; this description merely exemplifies the general principles of implementing any of multitudes of filters which may be analog or digital and which may be correlator, Fourier transform, matched filter, or other filter types with CCD or other technologies for applications such as pattern recognition and signal processing.
Correlation is implemented by obtaining a plurality of signal samples, multiplying each signal sample by a related constant parameter, and then summing all of the products as is well known in the art. For illustrative purposes in exemplifying the improvement of the present invention, the input signal samples are illumination signal samples projected on a CCD imaging array, the reference signal samples are defined by masking of illumination sensitive elements of a CCD array, and the summation is provided with an analog integrator at the output of the shift register. A well-known imaging CCD array may be modified by providing a mask 230 as discussed with reference to FIG. 2A above, wherein the unmasked sensitive areas (shown in cross-hatched form) represent a constant magnitude or ROM parameter. An illumination image projected on the masked CCD array provides charge accumulation that is a function of (1) the intensity of illumination exposing a sensitive CCD element and (2) the dimensions of the sensitive CCD element. Therefore the charge accumulation may be proportional to both of these parameters, illumination sample intensity and masked sample dimensions, resulting in charge accumulation related to the product thereof. After a controlled charge accumulation time as implemented with well-known non-masked non-correlator imaging CCDs; the CCD shift register may shift the products out of the shift register and into a summing or integrating circuit such as circuit 191 (FIG. 1) for integration of CCD output signal samples 180 to provide integrated correlated output signal samples 187.
This correlation inventive feature may be better understood in view of the patent to Buss referenced herein. Buss provides for electronic generation of each of two sets of signal samples, electronic multiplication between corresponding sets of samples, and integration with a summing amplifier SA (FIGS. 1 and 2 therein). This is significantly different from the correlator feature of the present invention which provides multiplication with an extremely simple CCD photo-optical structure.
In an alternate embodiment, the summing of the photo-electrically generated products, generated in accordance with the teachings of the present invention, may be performed in parallel in a manner illustrated in the referenced Buss patent.
In still another embodiment, an optical image 205 may be focused and swept across the masked CCD array (FIG. 2A) to attempt to determine a peak output signal 187; indicative of correlation between a masked reference signature and an illumination image. Optical sweep techniques are well known in the art and are performed with oscillating mirrors and other mechanical devices. Alternately, a solid state liquid crystal scanning arrangement is discussed in copending patent applications Ser. No. 727,330 and Ser. No. 730,756 referenced herein.
Thin and thick column masking techniques have been discussed with reference to FIG. 2A above, wherein these masking methods provide relatively permanent masks which are inexpensive but may be difficult to change. In accordance with another feature of the present invention, a changeable mask selected from a plurality of masks may be interposed between an illumination source and an imaging CCD array such as with a slide or microfilm image. Illumination that is masked by the interposed selected mask may be projected onto the CCD imaging array to implement the above-described correlator having a changeable mask arrangement. In one version of this embodiment, an image may be scanned across the mask for projection of a scanned mask image onto the CCD imaging array for correlation, as discussed above for the permanent mask embodiment. The scanned image may be a picture of a fingerprint, a persian rug, an acoustical signal from an anti-submarine warfare oscillagram, or any other pictorial signal requiring correlation with a predetermined signature.
In accordance with the optical filter feature of the present invention discussed above, an arrangement will now be discussed for improving correlation operations. Correlation is improved if the images of the reference and the input patterns have the same size and orientation. Size may be adjusted with projection arrangements of lenses or other well-known optical devices such as a well-known zoom lens which may preserve focus while changing dimensions. Further, angular orientation may be controlled with well-known optics such as with a well-known dove prism or with a rotational holding fixture which may be rotated to control angular orientation of an image. For the rotational optics, a preferred embodiment would place the rotational optics inbetween the input pattern and the fixed or masked pattern. For mechanical rotational control, either the mask reference image may be rotated, or the input image may be rotated, or both may be rotated to provide proper angular orientation therebetween. Still further, relative position may be controlled with well-known scanning optics or positioning devices. Such arrangements are described in referenced applications Ser. No. 152,105 and Ser. No. 366,714 and continuations therefrom.
For simplicity of discussion, the masking arrangement of the present invention has been discussed with reference to FIG. 2A using an opaque mask. Alternately, the mask may have various degrees of transmissivity (constructed with well-known methods such as photographic methods) and need not be fully opaque, wherein the product parameter will be related to the illumination sample intensity and the masked area as discussed above and further will be related to the mask transmissivity for the present embodiment.
In still another alternate embodiment, mask 230 (FIG. 2A) may fully overlay all of the CCD element sensitive areas so that the fixed parameters are not area, but may have selected transmissivity, wherein the fixed parameter may be transmissivity and which operates in the same manner as discussed above for the opaque area mask.
A preferred embodiment of the correlator feature of the present invention will now be discussed with reference to FIG. 4. System 400 includes source 410 for generating illumination 411 which is processed with optics, images, and masks to generate processed illumination 421 for conversion with CCD electronics 422. Source 410 generates illumination 411 which may be processed with input optics 412 to generate preprocessed illumination 413 for illuminating image 414. Image illumination 415 may be processed with intermediate optics 416 for generating processed image illumination 417 for illuminating mask 418 to generated masked image illumination 419 which may be projected on CCD electronics 422 with projection optics 420 generating projection illumination 421. Filtered output signal 427 may be recorded, processed, or analyzed with well-known means and methods.
Rotation control 423 may be any convenient rotation control but in a preferred embodiment may be implemented as discussed in referenced applications Ser. No. 152,105 and Ser. No. 366,714 and continuing applications therefrom. Rotation control 423 may rotate image 414 with linkage 424, optics 416 with linkage 425, mask 418 with linkage 426, or with other well-known methods. Image and/or mask rotation may be implemented as mechanical rotation of insertable images and/or masks. Optics rotation may use a well-known dove prism arrangement.
Source 410 and optics 412, 416, and 420 may be any well-known devices such as a projection bulb for source 410 and lenses, filters, fiber optics, prisms, sweep or scanning optics, etc for optics 412, 416, and 420 implemented in well-known arrangements. Further, optics 412, 416, or 420 may include a zoom lens for image dimensional control and may include a dove prism for rotational control. Image 414 and mask 418 may be exemplified with photographic slides and CCD electronics mya be exemplified with a conventional CCD image sensor.
Stereo Reverberation Unit
In accordance with another feature of the present invention, a CCD input/output arrangement will now be discussed in the context of a reverberation unit for a hi-fi audio system with reference to FIG. 5. Reverberation provides the function of mixing signals having different delays to provide the effect of sound echos. It is herein intended that this reverberation unit be illustrative of the broader teachings of the present invention which are directed to arrangements for inputting and outputting information with shift registers such as a CCD shift register.
In accordance with the present invention, one or more audio mixers and/or a CCD shift register may be provided for receiving audio input signals, delaying audio signals, and generating audio output signals. A patchboard network may be provided for conveniently interconnecting input signals and output signals. A summing operation can either be performed with mixer 502 using explicit summing or with CCD input signals 505 using implicit CCD summing. Delay is provided with CCD register 501 under control of a clock such as a three-phase clock described herein. Delays may be selected with output taps providing output signals 506 from different stages of shift register 501. As an alternate therewith or in combination therewith, clock frequency may be controlled to provide controllable time delays through shift register 501 as described for the CCD beamformer application discussed herein with reference to FIG. 6B.
A programmable reverberation feature will now be discussed. For simplicity, a patchboard reverberation programmer will be discussed to exemplify the more general features of the present invention, wherein the disclosed patchboard arrangement is exemplary of other electro-mechanical, electronic, and programmable interconnecting arrangements. Well-known analog computers have patchboards for programming including a board structure for mounting female plugs, female connectors connected to electrical input and output signals, and jumper wires having male connectors at both ends for connecting between patchboard mounted female connectors.
A schematic patchboard notation is used in FIG. 5, wherein an arrowhead is used to indicate a patchboard plur or jumper plug. For example, arrowhead 513 may indicate a male plug terminating jumper wire 504 and arrowhead 514 may indicate a female plug mounted to a patchboard.
Register 501 may be any well-known register, but in a preferred embodiment is a CCD shift register and may have a plurality of parallel inputs 504 and 505 and/or a plurality of parallel outputs 506 and 507.
Mixer 502 may be any mixer such as a commercially available audio signal mixer or such as an operational amplifier 508 having a plurality of summing resistors 512 for summing together or mixing a plurality of input signals 503 as is well known in the circuit design art. Mixer 502 may provide output signal 504 related to a sum of input signals 503. Output signal 504 may be input to shift register 501 for shifting and time delay. Time delayed output taps 506 located at different register stages may be connected to mixer inputs 503 or register inputs 505 for mixing or summing of signals having different time delays.
In the audio embodiment of a reverberation filter, input signals 503 to mixer 502 and input signals 504 and 505 to register 501 may be the outputs of mixers such as signal 504 from mixer 502; or may be delayed output signals of register 501 such as output signals 506 and 507; or may be input signals from various devices 517 such as a microphone, a guitar amplifier, a record player, a tape playback unit, an AM radio, a citizen's band radio, or multitudes of other well-known input devices. Signal conditioning for such input devices is well known in the electronics art, where such signals may be conditioned to be compatible with the arrangement of FIG. 5 by one skilled in the art from the prior art technology and from the teachings herein.
Output signals 504, 506, and 507 may be patched into output units such as a magnetic tape recorder for recording the processed signals, an amplifier and speaker arrangement for operator monitoring of the processed signals, a radio transmitter such as a Citizen's Band transmitter for transmitting the processed signals, or various other output devices. Signal processing interfaces between register 501 and conventional output devices are well known in the audio art and may be used for interfacing therebetween.
Mixer 502 mixes input signals 503 with summing resistors 512 using amplifier 508 with feedback resistor 509 to generate mixed output signal 504. Input signals 503 may be from various input devices such as device 510 or may be time delayed outputs of register 501. Output signal 504 of mixer 502 may be input to register 501 at various stages of delay such as an undelayed input signal 504 or a delayed input signal 516. Register 501 may receive input signals directly from input devices such as device 517, or from mixers such as mixers 502 with input signals 504 and 516, or from time delayed output signals 506 and 507 of the same shift register 501. Output signals 506 and 507 may be selectively connected to output devices 520 and 521 or may be selectively connected to input signal connections 503 to mixer 502 and input signal connections 504 and 505 at different stages of delay of register 501.
Input signals 504 and 505 and output signals 506 and 507 may be interconnected for feedforward and/or feedback operations. For example, an output signal 506 having a first time delay may be connected to an input signal 505 having a second time delay. If the first time delay is greater than the second time delay, then a feedback connection is provided. If the second time delay is greater than the first time delay, then a feedforward connection is provided.
In view of the above, a programmable arrangement is provided for summing signals and for time delaying signals using any of a plurality of types of output devices for generation of signals having programmable summation and time delay characteristics.
Data Processor Architecture
In accordance with another feature of the present invention, an improved data processor architecture will now be described.
An improved data processor architecture having an integrated circuit ROM and an integrated circuit alterable memory has been described in copending application Ser. No. 101,881; wherein the improved ROM and alterable memory of the present invention may be used in place of the ROM and alterable memory of that data processor. For example, a CCD ROM and a CCD shift register memory may be used for the ROM and alterable memory of said data processor. The alterable memory in said data processor is disclosed as a shift register memory, wherein use of the shift register memory disclosed herein in CCD shift register form is readily adaptable to said data processor by one skilled in the art from the teachings herein. Similarly, the ROM of the present invention may be adapted to that data processor.
Although the ROM of the present invention is described herein as a serial shift register ROM and is described in said copending application as being a random access ROM, one skilled in the art will be able to adapt the architecture of said data processor to utilize the ROM of the present invention. For example, data processors using disk and drum memories for permanent program and alterable data storage are well known in the art, wherein the CCD ROM shift register and alterable shift register arrangements of the present invention may be used to replace the disk and drum memories in such prior art computer architectures. One such data processor is the Verdan computer manufactured by North American Aviation and used on the GAM-77 Hound Dog missile system. This data processor uses a small disk memory for program storage and for data storage, wherein the CCD ROM and CCD alterable memory of the present invention may be adapted by one skilled in the art to that type of data processor architecture from the teachings herein.
Alternately, the CCD ROM and CCD alterable memory of the present invention may be used in the form of an off-line memory such as with prior art disk and drum memories. For example, the data processor may have a self-contained main memory for storing program and operand information, wherein the program information may be loaded from the off-line memory, and wherein well-known prior art disk or drum memories may be replaced by the improved ROM and alterable memories of the present invention. Such a data processor architecture may load programs and data from a CCD off-line memory into the internal working memory which may be a well-known IC RAM such as used in micro-computers, then the data processor may execute the program from the internal RAM for processing information.
A data processor may have only low computational speed requirements but may have large program memory requirements. For example, a speech response data processor may be required to store large amounts of speech information for generating many words, but a word may not have to be generated any more rapidly than once per half second and word samples may not have to be generated any more rapidly than once every millisecond. This represents a computational requirement of possibly three orders of magnitude (1,000 times) slower than provided with conventional computers. Therefore, a serial memory including both ROM and alterable memory used in conjunction with a serial computer may provide both a low-cost memory and a low-cost processing capability. One form of serial computer is described in said application Ser. No. 101,881. Another form of serial computer is the Verdan computer referenced above. Many other serial computers are well known in the art and may be adapted to use the serial ROM and serial alterable memory arrangements of the present invention from the teachings herein.
An incremental digital differential analyzer (DDA) and other processors may utilize the memory arrangements of the present invention. For example, one incremental-type structure is discussed in copending application Ser. No. 754,660 requiring a fixed constant memory register and an alterable memory register for incremental computational elements. In accordance with the present invention, a serial CCD ROM may be used to store a fixed parameter and a serial alterable memory may be used to store an alterable parameter; wherein serial processor architectures such as DDA processor architectures are well known in the art.
Further, many applications require analog output information in response to analog input information, but the information is processed under digital control. Such applications can efficiently use the system of the present invention which can receive and store analog input information in the analog alterable memory; can store analog fixed information in the analog ROM; can process information under digital computer control as discussed for the improved processor architecture of the present invention or with the processor described in application Ser. No. 101,881; and can output analog information such as analog information stored in the analog memory arrangements of the present invention. One such embodiment may be a digital audionic system of the form described in U.S. Pat. No. 4,016,540; wherein sound samples may be stored in analog signal form in an analog ROM implemented in accordance with the present invention, wherein stored sound samples may be selected under digital data processor control such as with the digital data processor of said patent and may be output as analog signal samples to drive a sound transducer in accordance with said patent. One improvement for said digital audionic system provided with this feature of the present invention would be the use of an analog ROM to replace the digital sound sample memory of said patent to provide an analog sound sample memory for generating the analog sound samples to the sound transducer set forth in said patent.
Charge Couple Device Signal Processor (FIG. 6)
Charged couple devices (CCDs) may be used to provide signal processing in accordance with the present invention. CCDs are well known in the art, being monolithic integrated circuits having charge storage and charge transfer capability. The CCD may have one or more input terminals, one or more output terminals, and a plurality of charge transfer stages to "shift" the charge between stages. Arrangement of input stages, output stages, and transfer circuits are well known in the art. For simplicity of discussion, a CCD will be considered as a circuit having input signal lines, output signal lines, and various shiftable stages coupling input and output lines. The monolithic implementation of such a CCD is well known in the art and therefore will not be discussed herein.
CCD signal processors will be discussed with reference to FIG. 6 hereinafter in the embodiment of an acoustic imaging system. These CCD signal processor arrangements are intended to be generally applicable for many signal processing uses that will become obvious to those skilled in the art from the teachings of the present invention. For example, this CCD signal processor arrangement may be used as a demodulator, multiplexer, or sample-and-hold circuit for use in systems including data acquisition, analog signal processing, computer peripheral, telemetry, and other systems. Further, a hybrid memory embodiment may be used as an off-line computer memory, an on-line computer memory, a disc memory replacement, an analog memory for an analog or hybrid computer, and other arrangements.
A signal processing arrangement in accordance with the present invention may use an analog memory device such as a charge coupled device (CCD) for processing analog signals. Array input signals may be demodulated such as with electronic switches excited in response to a reference generator with the demodulated output signals being processed by a CCD memory. Each of the demodulated input signals may be applied to an input line of a CCD for accumulation of the synchronously switched signals by integrating current in charge storage elements. After sufficient cycles have been demodulated, demodulation control signals may be deactivated and shifting control signals may be initiated to shift the analog signals stored in the CCD to provide a sequence of analog output signals related to a plurality of parallel input signals. If an ensonifying signal is a chirp signal, the reference generator may provide a chirp demodulation signal to synchronously demodulate input chirp signals. The CCD may provide a multi-function capability including filtering of demodulated input signals and converting input signals from a parallel form to a serial form for sequential processing with time-shared chrcuits.
In a beam forming embodiment of the present invention, trace signals from transducers may be applied to a CCD in parallel at a plurality of input taps while the CCD is being clocked to shift the analog signal samples between taps. If the spacing between taps in relation to the clock frequency is controlled to be related to a wavelength characteristic of the signals from the transducer array, then the analog signals applied to each of a plurality of taps in sequence may be enhanced if the input signal period is similar to the inter-tap shifting period and the signals may be degraded if the above periods are not similar. Therefore, the CCD clock control signal and tap spacing may select a particular input spacial frequency period for enhancement, wherein the input spacial frequency period may be related to a direction of incident illumination which is herein termed beam forming. Variation of the CCD clock signal frequency will vary the inter-tap shift period and therefore will vary the period of input signal spacial frequency that will be enhanced, thereby controlling the direction of incident illumination that will be enhanced and therefore the incident illumination component that will be processed by the beam forming network.
A hybrid memory arrangement may be provided with an analog memory such as a CCD memory, wherein digital information may be provided to and received from the memory arrangement and wherein the memory arrangement may store information in an analog signal form. Conversion of input information from digital form to analog form may be provided with a digital-to-analog converter for storage of analog signals and conversion of output signals from analog form to digital form may be provided with an analog-to-digital converter for outputting of digital information in response to stored analog information. In a shift register embodiment, recirculation may be provided with analog signals or with digital signals. In the digital recirculation embodiment, the analog samples from the CCD memory may be converted to digital form with an analog-to-digital converter, recirculated to the digital input, and converted from digital to analog signal form with a digital-to-analog converter for storage in the CCD memory in analog signal form. Refreshing of analog signals and digital signals may be provided to compensate for degradation of analog signals as they are shifted through the CCD memory.
In a digital refresh embodiment for an analog memory device, digital signals output from a hybrid memory may be rounded high to compensate for degradation towards a low level or may be rounded low to compensate for degradation towards a high level, wherein degradation of a signal shifted through an analog memory may be compensated by rounding the degraded output signal to a reference level, and wherein the degradation of the analog signal shifted through the memory may be less than the digital resolution of the round-off operation.
A refresh arrangement for a hybrid memory may be provided for detecting the amount of degradation of analog signals shifted through the memory and for refreshing the analog signals in response to the detected degradation. In a preferred embodiment, a reference signal having a reference analog amplitude may be multiplexed with analog data signals input to an analog memory and shifted through the analog memory. Refresh circuitry may sample the reference signal as indicative of the magnitude of the degradation and may refresh the analog signals from the analog memory in response to the amount of degradation of the reference signal. A multiplexer arrangement may be provided for multiplexing an analog reference signal with the input analog data signals, where the multiplexer may be an analog mixer for selecting either an analog recirculation signal or an analog input signal and interspersing an analog reference signal therewith. Selection may be provided with digital logic controlling analog switches for selecting the appropriate source of an analog signal for input to the analog memory such as from a recirculation source, an input source, or a reference source.
Hybrid memory refresh circuitry may include a sample-and-hold network for sampling and storing the reference signal from the analog memory. The output signal from the sample-and-hold circuit may be used to control a refresh circuit for controlling gain of an amplifier to selectively amplify the degraded analog signals to compensate for degradation caused by shifting through the analog memory. In one embodiment, the sampled reference signal may be used to control an AGC circuit for refreshing the analog signals. In another embodiment, the sampled reference signal may be used to control a multiplier circuit for multiplying the degraded signals by a signal related to the degradation of the signals. An implicit servo arrangement may be provided for multiplying the degraded signals by the reciprocal of the reference signal amplitude, wherein the amount of gain or multiplication may be related to the proportional degradation of the signals. The refresh circuitry may be implemented with analog signal processors, digital signal processors, and hybrid signal processors, where analog, digital, and hybrid multipliers are well known in the art.
An analog compositor may be implemented by inputting an analog trace signal to an analog shift register memory such as a CCD memory and shifting the analog memory to effectively sample the input trace signal, wherein each clock interval of the analog memory shift clock may be related to a sample interval of the analog signal input to the analog memory. Control logic may initiate shifting of the analog memory in response to a synchronization signal related to the start of a trace signal. As the analog memory is shifted and recirculated, each input sample may be added in analog signal form to a corresponding recirculated analog sample from the analog memory, wherein the adding of corresponding samples may be defined as a compositing operation. A reference signal as described above for a hybrid memory refresh arrangement may be used in conjunction with the analog compositor arrangement for mitigating effects of degradation due to shifting of analog signals. After a plurality of composites has been accomplished, the analog signal samples may be shifted out of the analog memory to an analog-to-digital converter such as for correlation with a digital correlator or for processing with other analog or digital signal processing circuits.
CCD Demodulator and Multiplexer (FIG. 6A)
In accordance with the present invention, a phase sensitive demodulator and a multiplexer arrangement will now be described with reference to FIG. 6A. To exemplify this embodiment of the present invention, it will be described relative to the channel processing arrangment for an acoustic imaging system.
An array of transducer elements 910 is provided to generate transducer signals 912 with each element 911 generating an output signal 913 in response to acoustic inputs sensed by elements 910. Signal processors 914 provide signal processing operations on signals 912, where these signal processing operations may include buffering, amplification, and noise filtering. Processed transducer signals 915 and 916 may each be input to one switch or a pair of switches shown as field effect transistor (FET) switches 917 and 918. One of each pair of switches may be controlled by an in-phase (0°) reference signal 930 and the other switch may be controlled by a quadrature (90°) reference signal 931. Reference generator 929 generates in-phase signal 930 and quadrature signal 931 for complex demodulation of processed signals 915. In one embodiment, reference generator 929 may have substantially the same frequency as the acoustic signals sensed by elements 910. As is well known in the art, sampling or switching an AC signal with a reference signal will provide an output signal that is related to the component of the input signal that is in-phase with the reference signal. Therefore, in-phase reference signal 930 controls in-phase FETs 917 to provide in-phase demodulated signals and quadrature reference signal 931 controls quadrature FETs 918 to provide quadrature demodulated signals. CCD 920 is implemented to receive and store a plurality of demodulated input signals 919 with corresponding charge storage and shift elements, where each storage element in CCD 920 sums or integrates the charge provided by each corresponding signal 919 which are switched or demodulated with FETs 917 and 918. The amount of charge that is accumulated in each CCD storage element is related to the amplitude of the input signal and the time that switches 917 and 918 are conducting. The summation of samples controlled with FETs 917 and 918 cause a charge to be stored that has a magnitude related to the phase related components of the input signal 915 which is samplied in-phase with the corresponding reference signal 930 or 931. Input FETs 917 and 918 may have a charging time constant associated therewith such as with the on-resistance of the FET and the charging capacitance of the CCD. The charging time constant may be increased by connecting resistors in series with FETs 917 and 918 or by reducing turn-on excitation of FETs 917 and 918 to provide a desired charging rate. The charging time constant should be longer than the frequency of the input and reference signals to filter the demodulation switching transients.
Mode logic 921 controls system operations. A plurality of modes may be provided with control signals including demodulate and integrate mode signals 924, shift signal 922 and convert signal 923. These signals control the sequential modes of operation of the system. For example, demodulate and integrate signal 924 enables reference generator 929 to generate in-phase signal 930 and quadrature signal 931 to sample input signals 915 with switches 917 and 918 to build-up charge in corresponding elements of CCD 920, which demodulates and filters processed signals 915. After a pre-determined period of time or quantity of integration samples, the shift and convert mode may be enabled, and the demodulate and integrate mode may be disabled; thereby causing signals 930 and 931 to turn off or "open" switches 917 and 918 to prevent further charge accumulation in CCD 920. Mode logic 921 may then generate clock pulses 922 to shift the stored charge through CCD 920 to output signal line 925. Analog-to-digital converter (ADC) 926 may be controlled with convert signal 923 to convert analog output signal 925 to digital form as digital signals 927. Clock signal 922 and convert signal 923 may be interleaved so that each analog signal 925 that is shifted out of CCD 920 will be converted with ADC 926 to provide sequential digital outut signals 927. Therefore, the plurality of demodulated and integrated signals may be stored in CCD 920 and may be sequentially or serially shifted out of CCD 920 as analog output signals 925 and may be converted to sequential digital signals 927 with ADC 926. This arrangement provides a parallel-to-serial signal converter, which is known in the art as a multiplexer.
Mode logic 921 may be a well known counter and decoder arrangement such as a Texas Instruments counter S/N 7490 and decoder 7442. Gating of clock signals and generation of quadrature signals is discussed in copending patent applications which are incorporated herein by reference.
The arrangement described with reference to FIG. 6A further exemplifies a CCD arrangement for summing analog signals. Input signals 919 excite related CCD elements when switches 917 and 918 are conducting, where the CCD elements effectively add new charge that is related to the amplitude of input signal 919 to the charge previously stored in the corresponding CCD element.
Prior art phase sensitive demodulators provide a switching arrangement and a filtering arrangement, wherein the filtering arrangement "smooths" switching transitions to provide a steady state output signal. In system 900, switches 917 and 918 in conjunction with CCD 920 provide operations similar to that used in prior art phase sensitive demodulators. For example, switches 917 and 918 will switch processed signals 915 in-phase with reference signals 930 and 931 and charge storage elements of CCD 920 will integrate or filter the sampled processed signals 919 to provide a steady state charge signal proportional to the phase related component of processed signals 919 as a steady state charge amplitude without switching transients.
The CCD demodulator and multiplexer embodiment has been described for a combined phase sensitive demodulator and multiplexer arrangement. It is herein intended that the demodulator arrangement and the multiplexer arrangement may be usable as separate arrangements and may be combined in a preferred embodiment of the present invention. Further, any reference to a demodulator with reference to the embodiment shown in FIG. 6A is also intended to exemplify a sample-and-hold arrangement wherein the demodulator arrangement described with reference to FIG. 6A provides a sample and storage operation under control of mode signals and therefore further exemplifies a sample-and-hold arrangement. Still further, a plurality of samples may be added or integrated under control of the reference signals 930 and 931 using the storage and charge adding or charge integrating capabilities of the CCDs, exemplifying analog summation or integration and particularly analog summation or integration under control of digital logic signals.
Beam Forming (FIG. 6B)
A beam forming arrangement may be provided with a plurality of transducer elements for receiving incident illumination and a delay line having taps for introducing received energy from the transducers into the delay line. Assuming that the taps are equally spaced relative to the time delay therebetween, if the period of a signal introduced into the plurality of taps is equal to the time delay between taps, that signal may be reinforced at each tap and may exit the delay line having an amplitude related to the incident energy. If the period of the signal is different from the time delay between taps, the signal may not be reinforced to the same degree as in the above-mentioned case. Still further, if the waveform period is half the delay between taps, alternate taps would provide a signal 180 degrees out-of-phase with the preceding tap signal thereby cancelling the signal introduced at two adjacent taps. This is analogous to the operation of a well known phase sensitive demodulator wherein an input signal has a first frequency characteristic and wherein the reference signal has a frequency characteristic that is equal to the input signal frequency, different from the input signal frequency, or half of the input signal frequency respectively relative to the three delay line examples discussed above.
In one beam forming embodiment, a plurality of transducers 910 are shown receiving illumination along lines 969 from source 964. Transducer output signals 968 are connected to taps on CCD delay line 966. The input signals 968 propagate along CCD delay line 966 in the direction shown by arrow 970 to be generated as output signal 971, which is related to the time variying summation of input signals 968 having time delays T1 on input lines 968. If the time delay between signal taps 968 is a fixed delay T1 corresponding to a wavelength and if the spacing between transducers 910 is related to wavelength λ1, then the delay line 966 will enhance the signals by summing the input components in-phase and outputting the time varying summation on signal line 971. If the incident illumination 969 has a frequency f1 with a wavelength λ1, then energy coming from source 964 propagating in direction 973 parallel to the plane of transducers 910 will provide in-phase signal components at each of the transducers 910 for enhancement of signal 971. For frequencies lower than frequency f1, an angle θ may exist wherein the incident illumination projected upon transducer array 910 will have a wavelength component equal to λ1 and thereby satisfying the conditions for enhancement of output signal 971. Therefore, there is a relationship between spacing λ1 of transducer elements 910, time delay T1 between delay line taps 968, frequency of incident illumination, an angle-of-incidence θ for signal enhancement.
In accordance with one feature of the present invention, a beam forming arrangement is provided having a controllable illuminating frequency which defines the angle θ viewed by the array 910. A variable transmitter frequency such as provided with a VIBROSEIS chirp generator may be used with the beam forming arrangement of this inventive feature. It can be seen that the signal that will be enhanced with delay line 966 is related to the frequency of the illumination and the angle θ of incident illumination, wherein the component of wavelength in the plane of sensors 910 must be equal to distance λ1. Therefore, the lower the frequency the greater must be the angle θ and the higher the frequency the smaller must be the angle θ for enhancing signal 971. Further, signal 971 is related to the illuminated environment at an angle θ that is determined by the frequency of the incident illumination. Therefore, the direction of received beam θ is related to the frequency of the illumination, wherein the beam direction can be controlled by the illuminating frequency.
In accordance with the present invention, a variable frequency illuminator is provided to control the direction of the received beam 969 and therefore the portion of the environment to be interrogated, where the information is output as signal 971. Various well known arrangements may be used in conjunction with the system of the present invention including arrangements for controlling the transmitting frequency to sweep through a controllable angle θ to interrogate an environment.
In another embodiment of the present beam forming inventive feature, delay line 966 may be replaced with a CCD, as described above with reference to FIG. 9A. In this embodiment, CCD 920 receives input signals 919 from transducers 910. A clock generator 921 provides clock signals 922 to shift information along CCD 920 to the output signal 925. In this arrangement, the time delay between taps 919 is controlled by the frequency of clock 922, where the time delay is related to the clock frequency and to the number of shift stages between taps 919. For simplicity, it will herein be assumed that taps 919 are located one shift stage apart, wherein each clock pulse 922 will shift the charge that is accumulated at a particular tap 919 by one tap toward output signal 925.
CCDs have the characteristic of accumulating charge in relation to (1) the signal magnitude on an input line and (2) the time for which the signal is present. Therefore, the output signal on line 925 is related to the magnitude of signals 919 and the time of charge accumulation related thereto. Assuming that the time of charge accumulation is related to the shift frequency, the output signal 925 will be related to the signal magnitude on lines 919 for the time of charge accumulation. As discussed relative to FIG. 9B for the delay line 966, the output signal 925 will be related to the frequency of the illuminating energy, the time delay between shifting stored signals between input lines 919 and the angle of incidence θ of the illumination. Assuming that the frequency is constant and the time delay between input signal lines 919 is related to the frequency of shift clock signal 922, then beam angle θ that will cause signal 925 to be enhanced is inversely related to the frequency of clock signal 922, wherein a high clock frequency will steer the beam to a low angle and a low clock frequency will steer the beam to a high angle for enhancement of signals 925 and 971 related to the particular beam angle.
Therefore, beam forming may be achieved with a CCD arrangement and beam angle θ may be controlled by the frequency of clock signal 922.
The CCD arrangement set forth in FIG. 6A has been used to exemplify the CCD arrangement of the beam forming inventive feature. In this embodiment, switches 917 and 918 may be used for demodulating the input signals 916 or may be controlled to be conductive or "on" to provide greater similarity to the delay line embodiment discussed with reference to FIG. 9B. Further, the modes of integrate or shift as discussed for the demodulator and multiplexer arrangement with reference to FIG. 6A are interleaved as alternate integrate (sample) and shift commands for the beam forming feature of the present invention; wherein mode logic 921 may command integrate, shift, integrate, shift, etc. as alternate operations or interleaved operations for beam forming of input signals.
Background on beam forming concepts may be obtained from the prior art literature such as the reference to Dolph listed hereinafter and the references cited therein.
Hybrid Memory (FIGS. 6C et seq)
Memories for storing digital information in digital form are well known in the art and include digital shift registers, disc memories, and magnetic tape. In one embodiment of the present invention, a "digital" memory is provided for storing information in analog signal form and for operating in conjunction with a digital system as a digital memory. The storage of information in analog signal form and the conversion between digital and analog signals for storage, for input, or for output will herein be termed a hybrid memory arrangement.
A CCD memory degrades signals as they are shifted through the memory due to charge transfer inefficiencies. Several CCD memory refresh mechanizations will be described with reference to FIGS. 6A-6J to illustrate refresh embodiments. Refreshing may be provided in the digital domain as will be described with reference to FIG. 6C, in the analog domain as will be described with reference to FIGS. 6F and 6G, or in the hybrid (analog and digital) domain as will be discussed with reference to FIG. 6J. A digital refresh embodiment provides re-establishment of signal amplitudes with digital circuit elements substantially operating on digital signals in the digital domain. An analog refresh embodiment provides re-establishment of signal amplitudes with analog circuit elements substantially operating on analog signals in the analog domain. A hybrid refresh embodiment provides re-establishment of signal amplitudes with a combination of analog and digital circuit elements operating on analog signals and digital signals in combined analog and digital domains. A digital refresh embodiment is discussed with reference to FIG. 6C; where digital circuits add a digital "non-significant" bit to a digital signal to re-establish digital signal amplitude. An analog refresh embodiment is discussed with reference to FIGS. 6H and 6I; where analog circuits control gain with an analog samplied signal to re-establish analog signal amplitude. A hybrid refresh embodiment is discussed with reference to FIG. 6J where digital circuits set the gain of an analog amplifier with a digital gain setting number to control an analog signal.
The hybrid memory feature of the present invention will now be described. This feature provides improved storage utilization. For example, analog signals may be stored and shifted within CCD memory 932 to an accuracy that, for this example, will be assumed to be better than one part in 256 or 8-bits of digital resolution. An analog signal having such resolution may require only a single shiftable memory cell. Digital signals stored and shiftable in CCD memory 932 having such digital resolution would require 8-bits of digital resolution to provide a resolution of one part in 256. Therefore, for this example an improvement in storage capacity by a factor of eight may be achieved, where 8-bit resolution analog information may be stored and shifted in CCD memory 932 requiring only one-eighth of the number of storage elements that would be required to store and shift 8-bit resolution digital information in CCD memory 932.
A hybrid memory arrangement using a CCD will now be described with reference to FIGS. 6C and 6D. Hybrid memory system 902 comprises CCD memory 932, input digital-to-analog converter (DAC) 933 and output analog-to-digital converter (ADC) 934. CCD memory 932 comprises a plurality of shiftable analog storage elements, wherein an analog input signal 949 is stored in a first CCD element and, under control of clock signal 943, input analog signal 949 is shifted through a plurality of CCD analog charge memory stages until it reaches an output stage which provides the shifted analog charge signal as output signal 936. Output analog signal 936 may be converted with ADC 934 to provide digital output signals 935 for use by a digital data processing system. Input digital signals 938B to DAC 933 are converted to analog signal 949 for storage in CCD memory 932. Information shifted out of CCD memory 932 may be recirculated as input information in analog signal form along recirculation path 939 or may be recirculated as digital signals from 938A to signals 938B. Information in CCD memory 932 may be changed by opening the recirculation path, either analog recirculation path 939 with switch 947 or digital recirculation path 938B with logic 940 and enabling digital input signals 938C with well known selection logic 940 or analog input signal 944 with switch 945.
Control logic 937 provides sequential control signals for clocking CCD memory 932 with clock signal 943 and for controlling the conversion of input and output information with convert signals 941 and 942. In one embodiment having digital recirculation, control logic 937 may provide clock signal 943 to provide a new output signal 936, then provide convert signals 941 and 942 to convert analog output signal 936 to digital signal 938A with ADC 934 and to convert digital signals 938B to analog signal 949. Signal 938A may be available to the digital system and may be further available for recirculation.
Operation and error reduction for a hybrid memory will now be discussed. An example will be provided to illustrate the relationships between signal degradation by a CCD memory and resolution of DAC 933 and ADC 934. In a preferred embodiment, ADC resolution is worse than DAC resolution which is worse than signal degradation through the CCD; where DAC and ADC resolution can be set to be worse than signal degradation. ADC 934 is assumed to have a conversion precision of 8-bits or one part in 256 for the present example, where this resolution is assumed to be greater than the degradation of the stored information in CCD memory 932. Further, DAC 933 is assumed to have a resolution greater than the resolution of ADC 934, which will be 9-bits or one part in 512 for the present example. Therefore, it can be seen that DAC 933 may have greater resolution than ADC 934, where the state of the least significant bit of DAC 933 may be considered to have no "significance" and therefore may be set to either the one or the zero state without affecting the operation of hybrid memory 902. Therefore, in accordance with the present invention, the least significant bit of DAC 933, which is a "non-significant bit", will be set to the one-state so that input analog signal 949 will always be on the high side of the permissible input signal variation, where any signal degradation through CCD memory 932 will merely be degradation of a part of the "non-significant" information or degradation of information that is always on the high side of the permissible variations within the resolution of ADC 934. Although analog signal 949 is degraded as it is shifted through CCD memory 932, the degradation will be less than the "insignificant" bit or "bias" imposed on signal 949 by DAC 933. This bias does not overlap to the next count of ADC 934 because it is also less than the resolution of ADC 934. Therefore, degradation of analog signal 949 through CCD memory 932 may be less than the bias signal due to this "insignificant" bias bit in DAC 933 and therefore can never be degraded to the next lower count associated with ADC 934. Therefore, DAC 933 will re-establish the level of signal 949 independent of degradation through CCD memory 932, but neither re-establishment of the signal level with DAC 933 nor degradation of the signal shifted through CCD memory 932 will overlap the next highest count or degrade below the next lower count of ADC 934.
The error reduction concept can be better understood with reference to FIG. 6D, where a resolution increment of ADC 934 is shown bracketed by upper limit 955 and lower limit 956. Analog output signal 936 is shown having an amplitude 957 into ADC 934. ADC 934 converts signal 957 and rounds-off the output digital number to amplitude 956. The digital number related to amplitude 956 is recirculated as signals 938A and 938B to DAC 933 which converts amplitude 956 to an analog signal level and introduces an "insignificant" bit or bias having an amplitude VB which is less than the resolution increment between resolution amplitudes 956 and 955 but which is greater than the degradation of the signal 949 when shifted through CCD memory 932. Therefore, input signal 949 will have an amplitude that is equal to amplitude 956 plus the bias amplitude VB for a total amplitude shown as amplitude 958. As the analog input signal 949 is shifted through memory 932, it is degraded toward amplitude 959 and output as signal 936. Again, conversion of signal 936 having amplitude 959 with ADC 934 provides amplitude 956, which is again recirculated and converted to amplitude 950 and again shifted through CCD memory 932. Therefore, the roundoff with ADC 934 and the introduction of bias VB with DAC 933 automatically compensates for degradation of the signal shifted through memory 932, thereby precluding an accumulation of error; neither round-off, nor bias, nor memory shift related degradation.
In still another example, output analog signal 936 may be degraded to level 951, where ADC 934 converts analog signal 951 to digital form and "rounds high" to the next higher increment of amplitude 952. Signal amplitude 952 is then degraded through recirculation, D/A conversion and shifting as described above to amplitude level 953 (the same as amplitude 951) as output signal 936 but is again converted with ADC 934 to digital form and again "rounded-high" to amplitude 954 (the same as amplitude 952) before again recirculating.
Rounding high may be accomplished with well known analog biasing, digital biasing, adding one digital increment, or other well known rounding techniques. For example, a "non-significant" or bias bit may be set to a fixed state to bias the digital number to the high side for a "round-high" arrangement.
In view of the above, degradation of an analog signal such as due to shifting, can be limited to a finite error or resolution region and can be prevented from accumulating without limit. Therefore, limiting the magnitude of error accumulation permits analog signal degradation to be tolerated and permits unlimited shifting operations with only a limited error accumulation.
The above described embodiments for elimination of accumulating error has been described relative to recirculation for a hybrid memory. It should be understood that this inventive feature has broad applicability, where this inventive feature may be practiced with any embodiment that either biases an input analog signal or rounds-off an output analog signal or both, biases an input signal and rounds-off an output signal as discussed relative to FIGS. 6C and 6D above.
In the above example, biasing and round-off of signals has been shown using digital techniques. Other bias and round-off techniques may be used. For example, analog biasing such as with summing resistors or by scaling the signals may be used. Similarly, round-off may be achieved with digitizing a signal. Other arrangements will now become obvious to those skilled in the art from the teachings of the present invention.
An adaptive refresh arrangement will now be described with reference to FIG. 6F. CCD memory 932 stores information under control of clock signal 943. The information is loaded as signal 949 and output as signal 936 in serial form. These signals may be analog level signals or digital single-bit signals. Refresh circuit 996 refreshes memory output signal 936 for output and for recirculation as signal 960. The output signal from the memory system may be the unrefreshed memory signal 936 or the refreshed signal 960, shown as outputs from memory 932 by arrows pointing out of the memory system to other systems. Refreshed signal 960 may be recirculated back to the input of memory 932 under control of selection circuitry and a FET electronic switch 947.
Input signals to memory 932 are selected with input selector switches 947, 991 and 992 to generate input signal 949. Switch 947 selects recirculation signal 960 from memory output. Switch 991 selects analog input signal AI to load new information into memory 932. Switch 992 selects a reference signal REF. Switches 947, 991, and 992 may be controlled with a digital gate such as AND- gates 987 and 988 and inverter-gate 989 respectively. When decoder signal 990 is low, AND- gates 987 and 988 are disabled and inverter 989 is enabled for non-selecting switches 947 and 991 and for selecting switch 992. When decoder signal 990 is high, AND- gates 987 and 988 are enabled and inverter 989 is disabled for selecting either switch 947 or 991 in response to recirculation mode command signal RECIRC and input mode command signal INPUT or for non-selecting switch 992 respectively. Recirculation is enabled with recirculation command signal RECIRC to gate 987 and input signal AI is enabled with input command signal INPUT to gate 988. Therefore, memory 932 may load recirculated information, input information, or a reference signal under control of signals to gates 987, 988, and 989.
An arrangement will now be discussed for adaptively controlling refreshing of information stored in memory 932 by using a reference signal to control gain of the refresh circuitry 996. Clock pulses 943 will herein be assumed to be from a free-running clock for simplicity of discussion, where memory 932 is continually clocked to load either recirculation signal 960, analog input signal AI, or reference signal REF under control of logical signals 948, 967, and 968 from gates 987, 988, and 989; respectively. Clock signal 943 may clock a counter 993 to provide a count that is indicative of the number of clock pulses received and therefore the position of the information shifted into memory 932. For example, counter 993 provides operation similar to the bit, word, and sector counters associated with well known prior art disk memories which are used for counting disk memory clock pulses to keep track of the location of information on a rotating disk. Counter output signals 994 are provided to decoder 995 generating decoder output signal 990 in response to a particular code of counter signals 994 from counter 993. Well known decoders such as the Texas Instruments S/N 7445 decoder provides a high signal output when the input code is not true and provides a low signal output when the input signal code is true. Therefore, when counter 993 increments through a selected code, decoder 995 may provide a low output signal 990; which may enable switch 992 through inverter 989 and which may disable switches 947 and 991 through gates 987 and 988 respectively to load a reference signal REF into memory 932 through switch 992 as signal 949. In one embodiment, the selected code in counter 993 lasts for one period of clock signal 943, where the next clock pulse increments counter 993 to a different code condition. Therefore, decoder output signal 990 may have a single clock pulse width and reference signal REF loaded into memory 932 may be loaded into a single-bit position.
Mode selection may be performed with a mode flip-flop M1 for selecting a recirculation mode with the Q signal RECIRC or for selecting an input mode with the Q signal INPUT. The state of the mode flip-flop M1 may be controlled with well known logic arrangements such as toggling a S/N 7473 J-K flip-flop or loading a mode condition into a S/N 7474 D flip-flop. The recirculation mode is commanded when the M1 flip-flop generates a high recirculation mode signal RECIRC thereby enabling gate 987, where recirculation control signal 948 becomes high for the period of time that decoder signal 990 is high. Recirculation control signal 948 controls recirculation switch 947 to be conductive for the period of time decoder signal 990 is high to conduct recirculation signal 960 to the input of CCD memory 932 as signal 949. Similarly, the input mode is commanded when the M1 flip-flop generates a high input mode signal INPUT, thereby enabling gate 988, where input control signal 967 becomes high for the period of time that decoder signal 990 is high. Input control signal 967 controls input switch 991 to be conductive for the period of time decoder signal 990 is high to conduct input signal AI to the input of CCD memory 932 as signal 949. Mode command signals RECIRC and INPUT are mutually exclusive, where only one of these mode command signals may be high at a time, which is characteristic of flip-flop Q and Q output signals. Therefore, either the recirculation switch 947 will be conductive as enabled by recirculation control switch 948 being high, or the input switch 991 will be conductive as enabled by input control signal 967 being high, or neither recirculation switch 947 nor input switch 991 will be conductive as disabled by decoder signal 990 being low.
Decoder signal 990 is high for the data load portion of a memory cycle and low for a reference load portion of a memory cycle as will be discussed with reference to FIG. 6G. A memory cycle may be defined as a storage sequence of a combination of data and reference signals. In a simplified example used herein, a memory cycle may be the number of clock pulses required to shift a stored signal from the input of memory 932 to the output of memory 932. For example, a memory having a 512 data-bit capacity and a one reference-bit capacity may have a memory cycle of 513 clock pulses. Therefore, the decoder signal 990 will be high for the 512 data-bit portion of the memory cycle and will be low for the one reference-bit portion of the memory cycle. When decoder signal 990 is high, inverter 989 will be disabled and gates 987 and 988 will be enabled; where data will be recirculated through switch 947 or data will be input through switch 991 under control of mode signals RECIRC or INPUT. When decoder signal 990 is low, inverter 989 will be enabled and gates 987 and 988 will be disabled independent of the state of mode signals RECIRC and INPUT. Inverter 989 will invert a low decoder signal 990 to produce a high reference control signal 968 to make reference switch 992 conductive, which results in reference signal REF being input to memory 932 as signal 949 where reference signal REF will be input through switch 992.
Reference signals can be introduced into selected bit positions of memory 932 with counter 993, decoder 995, and input circuitry 908. Reference signal REF may be a precise amplitude signal, wherein the precision of the amplitude may be preserved with a good quality electronic switch 992 or other switch which are well known in the art, wherein a precision reference amplitude signal input to CCD memory 932 through switch 992 as signal 949 may be stored in a selected bit position. The reference signal bit may be shifted through memory 932 under control of clock signal 943 and shifted out of memory 932 as output signal 936 to refresh circuitry 996. The reference signal may be degraded as it is shifted through memory 932, consistent with the charge transfer inefficiency of the CCD type memory devices. Reference signal REF stored in and shifted through memory 932 may be degraded by substantially the same amount as other signals stored in and shifted through memory 932. Because reference signal REF was initially stored in memory 932 as a precise signal amplitude, the amplitude of the reference signals when shifted out of memory 932 is indicative of the degradation through memory 932. Therefore, the reference signal output from memory 932 may be used to control the refresh circuitry to provide an adaptive control for amplitude reconstruction. Adaptive control is herein intended to mean control that is adjusted to the actual conditions, where refresh circuitry 996 operating under control of a degraded reference signal may be used to control refresh operations as a function of actual degradation of the signal and may therefore be used over a range of degradation variables such as over a temperature range, over a clock pulse frequency range, and over variations between different CCD memory devices and may further be used to adaptively compensate for other variations such as charge leakage, aging of CCD memory elements, and other such effects.
In a simplified embodiment, it may be assumed that counter 993 contains a number of counts equal to the number of bits in memory 932 and that a particular count code, which may be the first count code for the present simplified example, is detected with decoder 995 to generate decoder signal 990. For the first count of each memory shifting sequence, the output of decoder 995 will go low thereby commanding loading of reference signal REF into memory 932 as discussed above and simultaneously enabling refresh circuitry 996 with decoder signal 990 to sample or otherwise monitor a signal being shifted out of memory 932; wherein the synchronization counter 993 provides another frame, or initialization point, or start of the shift operation with a reference signal being loaded into memory 932 and the last prior reference signal being simultaneously available as the output signal 936 of memory 932. Therefore, decoder 995 may enable loading of a new reference signal into memory 932 and may also enable sampling of the degraded reference signal as signal 936 output from memory 932 with refresh circuitry 996.
In a simplified example, it will be assumed that memory 932 has a four-bit storage capacity and that counter 993 is a two-bit counter for a four-count operation, known as a modulo-3 counter. This example will now be discussed with reference to the waveforms shown in FIG. 6G. Clock signal 943 is represented as a sequence of clock pulses. Signal 990 is shown as a squarewave signal which is low for each fourth-bit time, which is consistent with decoder 995 decoding the output of a two-bit four-state counter 993. Data signal 949 is shown in digital squarewave form for convenience but may also be implemented as analog amplitude signals. Data waveform 949 is shifted into memory 932 and similarly is shifted out of memory 932 as signal 936 after a four-bit time shift delay. Therefore, signals 949 and 936 are substantially the same signal except that signal 936 has been delayed by four-clock pulse periods and has been degraded by the shifting operations through memory 932. It will further be assumed for this example that recirculation control signal RECIRC is high and the input control signal INPUT is false. Therefore, three data-bits will be recirculated during the high period of decoder signal 990 and one reference-bit will be loaded during the low period of decoder signal 990. As shown in FIG. 6G, data signals (shown as a "1" and a pair of "0"s following the reference signal R) will be recirculated as signal 990 through switch 947 under control of decoder signal 990 and mode signal RECIRC. Therefore, when decoder signal 990 goes low, gate 987 will cause control signal 948 to go low thereby making switch 947 non-conductive and disabling recirculation signal 960. Further, when decoder signal 990 goes low, inverter 989 will cause control signal 968 to go high thereby enabling reference signal REF to load a precision voltage into the CCD memory, shown in FIG. 6G as signal R in waveform 949. Similarly, when decoder signal 990 goes high, recirculation signal 960 will be enabled with gate 987 and switch 947 and reference signal REF will be disabled with inverter 989 and switch 992, thereby permitting the three data-bits shown as a "100" code to be recirculated as signal 960 into memory 932 as signal 949. Therefore; as counter 993 increments from a count of 0 to a count of 3, decoder 995 enables the reference signal REF to be loaded into memory 932 at the count of 0 and the digital data in memory 932 (consisting of a "100" sequence) to be recirculated and loaded into memory 932 at the counts of 1, 2, and 3. Refresh circuitry 996 monitors the reference signal shifted out of memory 932 as signal 936, identified by a low decoder output signal 990 to refresh circuitry 996; where refresh circuitry 996 will adaptively re-establish the amplitude levels of the data in response to the reference signal, as described in detail hereinafter.
A simplified embodiment of a refresh circuit will now be described with reference to FIG. 6H. Output signal 936 from memory 932 is processed with amplifier 963. Sample-and-hold circuit 961 samples the output signal 936 under control of the decoder sample signal 990; where decoder signal 990 going low enables sample-and-hold 961 to sample the reference bit of output signal 936; thereby providing output signal 962 indicative of degradation of the reference signal through memory 932. Amplifier 963 may be an RCA Model No. CA3080 transconductance amplifier, wherein the gain through amplifier 963 is controlled by control signal 962. Therefore, memory output signal 936 is adjusted in amplitude with amplifier 963 as a function of control signal 962, thereby providing refreshed recirculation signal 960. Control signal 962 may be connected to control input IABC of amplifier 963 and signal 936 may be applied to the inverting input of amplifier 963, wherein the output signal 960 is related to the product of the signals 962 and 936. It may be desired that the amplitude of signal 960 be inversely proportional to the control signal 962, wherein control signal 962 may be implemented as a complement signal by subtraction from a reference signal or may be inverted as a reciprocal signal inversely proportional to the sampled signal 936 for complement or inverse control of amplifier 963. Reciprocal and subtraction circuits are well known in the art and may be introduced in signal line 962 to complement or invert the signal from sample and hold 961.
An alternate embodiment of refresh circuitry 996 is shown in FIG. 6I, where memory output signal 936 is loaded into sample-and-hold 961 under control of decoder signal 990, as described with reference to FIG. 6H, and signal 936 is further processed with an inverting circuit to provide an output amplitude that is inversely proportional to the degradation of the reference signal. An implicit servo is shown in FIG. 6I, implemented with multiplier 980 and summer 999, wherein an implicit servo is well known in the art and is described in the reference by Levine listed hereinafter. The sampled reference signal is provided as signal 962 to multiplier 980. Multiplier 980 generates a product signal 982 which is proportional to the sampled signal 962 and the memory output signal 965 (-Z). The product signal 962 and the input signal 936 are algebraically summed with summing amplifier 999 to provide an implicit servo output signal 965; which can be shown to be related to input signal 936 divided by sampled signal 962. Amplifiers 999 and 976 may be used to adjust the scale factor of signal 965 to the desired value with feedback and input resistors and may be used to provide amplification, buffering, and inversion of summation signal SUM. Output signal 960 can be shown to have an amplitude proportional to the amplitude of input signal 936 and inversely proportional to the amplitude of degraded reference signal 962 stored in sample-and-hold circuit 961.
The implicit servo shown in FIG. 6I will now be described. The implicit servo discussion will reference equation (10) through equation (14) below to provide a simplified explanation of operation. Signals will be represented in equations (10)-(14) by the reference designation of the signal as shown in FIG. 9I provided in parentheses () in the equation as being indicative of the signal magnitude.
(SUM)=(936)+(982)≈0                                equation (10)
(982)=(962)(965)=-YZ                                       equation (11)
(SUM)=(936)+(962)(965)=X-YZ≈0                      equation (12)
(965)=-(936)/(962)                                         equation (13)
Z=X/Y                                                      equation (14)
Summmation signal SUM is equal to the difference between product signal 982 and input signal 936. Because output signal 965 is fedback in servo form to multiplier 980 to close a servo loop, signal SUM is controlled to be a very low magnitude near zero signal, as shown by the approximately zero (≈0) symbol in equation (10). Multiplier signal 982 from multiplier 980 is equal to the product of signal 965 and adaptive scale factor signal 962, as shown in equation (11). Substitution of equation (11) into equation (10) to eliminate the signal 982 term yields equation (12). Grouping of terms, factoring of the signal 965 term, and solving for the signal 965 yields the input signal 936 term divided by adaptive scale factor signal 962; as shown in equation (13). This solution is based upon the assumption that signal 965 is servoed to a very low signal amplitude then amplified with amplifier 999 to generate signal 965 for output and for feedback. In a high gain servo, the error in assuming that signal SUM is approximately equal to zero may be very small and will be assumed to be negligible. Equation (13) shows that different signal 965 is approximately equal to input signal 936 divided by the adaptive scale factor signal 962; wherein the greater the degradation through memory 932, the smaller will be adaptive scale factor signal 962 and therefore the larger will be the signal 965. In other words, the degraded signal 936 is multiplied by the reciprocal of the sampled reference signal to increase the signal 936 to a level related to the amount of degradation, as defined by adaptive scale factor signal 962. Other analog signal processing and implicit servo arrangements will now become obvious to those skilled in the art such as providing various function generation circuits to adjust the amplitude of degraded signal 936 as a function of adaptive control signal 962.
An alternate discussion of an implicit servo will now be presented with reference to the textbook by Levine listed hereinafter; wherein the following description is similar to the example provided on page 157 therein and wherein signals 936, 962, and 965 will be referred to as signals X, Y, and Z respectively for compatability with the description in the book by Levine. It is desired to solve the equation Z=X/Y as shown in equation (14), wherein Z is the corrected output signal 965, X is the degraded memory signal 936, and Y is the adaptive control signal 962 defining the magnitude of the required re-scaling. The servo output signal (-Z) is fedback to multiplier 980 to be multiplied with adaptive scale factor signal Y 962 to provide output signal (-YZ) as signal 982. Signal 982 (-YZ) is added to the uncorrected signal X 936 at the summing junction of operational amplifier 999 to generate the summation signal SUM which is amplified with amplifier 999 to provide output signal (-Z) 965 as a solution to equation (14).
The corrected signal (-Z) 965 is processed with inverting amplifier 976 to generate a non-inverted output and recirculation signal 960. Scale factors may be readjusted by a fixed amount by selecting feedback resistors of operational amplifiers 999 and 976.
Still another embodiment of the refresh circuit 996 is shown in FIG. 6J. Decoder signal 990 may be used to enable analog-to-digital converter (ADC) 934 to convert a reference bit of the memory output signal 936 to provide a digital output number Y 938A proportional to the degraded reference signal. Output word 938A may be used to excite multiplying digital-to-analog converter (DAC) 933. The DAC is implemented with analog switches 974 and weighted summing resistors 975 in a well known arrangement. Multiplying DAC 933 generates an output signal to the summing junction of operational amplifier 999 that is proportional to the digital number (Y) 938A and proportional to the excitation signal (-Z) 965 fedback from the output of operational amplifier 999. Similar to the mechanization discussed for FIG. 6I above, feedback signal (-Z) 965 is multiplied by digital input number (Y) 938A to generate output analog signal -YZ. Signal -YZ is summed with input signal X at the summing junction of operational amplifier 999 to generate output signal (-Z) 965 for feedback and for output. Buffer amplifier 976 is used for inversion, scaling, and buffering as discussed with reference to FIG. 6I above.
The instant reference signal refresh feature of the present invention has been described in detail with reference to FIGS. 6F-6J for scale factor compensation related error mechanisms such as charge transfer inefficiencies. In accordance with another feature of the present invention, a reference signal bias refresh compensation arrangement will now be discussed with reference to FIGS. 6F-6J.
An important CCD error mechanism may be relatively independent of signal magnitude scale factor such as being related to time, temperature, and/or other variables. This error mechanism may be defined as a bias error mechanism and may be caused by thermal leakage, recombination, or other well known affects as described in the article by Carnes and Kosonowsky referenced hereinafter. Compensation for bias errors may be accomplished in a manner similar to the arrangement discussed above for scale factor errors.
A bias reference signal may be multiplexed into a CCD memory as discussed for the scale factor reference signal with reference to FIGS. 6F-6J above. For simplicity of discussion, the bias reference signal REF (FIG. 6F) and R (FIG. 6G) may be described as a zero magnitude reference signal but the bias reference signal may be any convenient magnitude signal. As the bias reference signal is shifted through CCD memory 932, the magnitude will change as a function of leakage and other bias error mechanisms. The bias reference signal will be shifted out of CCD memory 932 to refresh circuit 996 for compensating the data signal 936 for bias errors. The bias reference signal may be loaded into sample and hold 961 to generate stored bias reference signal 962 (FIG. 6H). Bias reference signal 962 may be subtracted from memory output signal 936 to generated refreshed or compensated output signal 960.
The arrangement shown in FIG. 6H has been implemented to illustrate scale factor compensation, where changes to FIG. 6H will now be discussed relative to FIG. 6M to illustrate bias compensation. Amplifier 977 may be connected as well known differential amplifier, wherein memory output signal 936 may be connected to the negative input and stored reference signal 962B may be connected to the positive input or conversely to generate differential output signal 960. Differential signal 960 may represent memory output signal 936 with the bias error signal subtracted out therefrom, thereby compensating for bias errors.
The scale factor and bias compensation arrangements discussed with reference to FIGS. 6F-6J above may be combined to form a combination scale factor and bias compensation arrangement which will now be discussed with reference to FIGS. 6F-6J. Decoder 995 may generate a first output signal 990A and a second output signal 990B for controlling multiplexing of scale factor reference signal REF and bias reference signal GND respectively into different samples of CCD memory 932 (samples B and R as shown in FIG. 6L) with multiplexing circuits 989A and 989B respectively and switches 992A and 992B respectively of multiplexer 908 and for controlling sampling of scale factor reference signal REF and bias reference signal GND respectively with different sample and hold circuits similar to sample and hold circuits 961 for scale factor and bias compensation respectively. Scale factor compensation may be performed with product circuits 963, 980, and 974 shown in FIG. 6H-6J and bias compensation may be simultaneously performed with differential circuits by subtracting the bias reference signal from the memory output signal such as before scale factor compensation with differential amplifier 963 or after scale factor compensation with differential amplifier 976. In alternate arrangements, the bias reference signal may be sampled before or after scale factor compensation, the scale factor reference signal may be sampled before or after bias compensation, and the memory output signal may be compensated for bias errors before or after it is compensated for scale factor errors by appropriate arrangements of circuit placement and input signal selections.
An adaptive refresh arrangement having combined scale factor and bias capability will now be described with reference to FIG. 9K in the same context as discussed for the scale factor capability alone with reference to FIG. 6F. CCD memory 932 stores information under control of clock signal 943. The information is loaded as signal 949 and output as signal 936 in serial form. These signals may be analog level signals or digital single-bit signals. Refresh circuit 996 refreshes memory output signal 936 for output and for recirculation as signal 960. The output signal from the memory system may be the unrefreshed memory signal 936 or the refreshed signal 960, shown as outputs from memory 932 by arrows pointing out of the memory system to other systems. Refreshed signal 960 may be recirculated back to the input of memory 932 under control of selection circuitry and a FET electronic switch 947.
Input signals to memory 932 are selected with input selector switches 947, 991, 992A and 992B to generate input signal 979. Switch 947 selects recirculation signal 960 from memory output. Switch 991 selects analog input signal AI to load new information into memory 932. Switch 992A selects a scale factor reference signal REF. Switch 992B selects a bias reference signal GND. Switches 947, 991, 992A and 992B may be controlled with digital gates such as AND- gates 987 and 988 and NOR- gates 989A and 989B respectively. When one of the decoder signals 990A or 990B is low, AND- gates 987 and 988 are disabled and one of the NOR- gates 989A or 989B is enabled for non-selecting switches 947 and 991 and for selecting one of the two switches 992A or 992B. When both decoder signals 990A and 990B are high, AND- gates 987 and 988 are enabled and NOR- gates 989A and 989B are disabled for selecting either switch 947 or 991 in response to recirculation mode command signal RECIRC and input mode command signal INPUT and for non-selecting switches 992A and 992B respectively. Recirculation is enabled with recirculation command signal RECIRC to gate 987 and input signal AI is enabled with input command signal INPUT to gate 988. Therefore, memory 932 may load recirculated information, input information, a scale factor reference signal or a bias reference signal under control of signals to gates 987, 988, 989A and 989B respectively.
With reference to FIG. 6K, gates 989A and 989B provide the primary function of inverting decoder signals 990A and 990B to control switches 992A and 992B respectively, as discussed with reference to FIG. 6F for inverter 989 controlling switches 992. In one embodiment, it may be desirable to reestablish the reference signals for each recirculation by introducing a new reference signal for each recirculation, as discussed with reference to FIG. 6F using inverter 989 for selection. In an alternate embodiment, it may be desirable to permit the reference signals to degrade with the data signals over a plurality of recirculations and to be reestablished only at certain times. Such an alternate embodiment will now be described with reference to FIG. 6K wherein NOR- gates 989A and 989B are used in place of inverters for gating the reference signals under control of an enable signal. For example, the reference signals may be disabled during the recirculation mode and enabled during the input mode controlled with mode flip-flop MI (FIG. 6K) by disabling NOR- gates 989A and 989B during the recirculation mode with the true RECIRC signal and correspondingly enabling NOR- gates 989A and 989B during the input mode with the false RECIRC signal. Many other embodiments related thereto will now become obvious to those skilled in the art from the teachings herein.
In the alternate embodiment shown in FIG. 6K, reference signals are not multiplexed into CCD memory 932 for each recirculation to permit the effects of refreshing with refresh circuit 996 to accumulate in the reference signals in addition to the stored data signals such as permitting bias and scale factor error components to build up over many refresh recirculations. In one embodiment, reference signals may be multiplexed into CCD memory 932 when analog input data AI is loaded into CCD memory 932 in response to the input mode signal INPUT but not when signals are being recirculated to CCD memory 932 from refresh circuit 996 as signal 960 in response to the recirculation mode signal RECIRC to gate 987 for controlling switch 947. In this embodiment, the input mode may enable selection of switches 992A and 992B and the recirculation mode may disable selection of switches 992A and 992B. This may be accomplished by using a well-known two-input NOR-gate in place of inverter 989 (FIG. 6F) enabled with recirculation mode signal RECIRC (which is the same as the complement of the input mode signal INPUT) to enable decoder signal 990A to NOR-gate 989A and decoder signal 990B to NOR-gate 989B for enabling switches 992A and 992B respectively; but only when the recirculation mode signal RECIRC is false as indicative of the input mode signal INPUT being true. Therefore, the reference signals will be multiplexed into CCD memory 932 while analog input signal AI is being multiplexed into CCD memory 932 and the reference signals will be preserved in whatever degraded form may occur during recirculation of reference, bias, and data signals through CCD memory 932 and refresh circuit 996. Other arrangements for conditionally multiplexing reference signals into CCD memory 932 will now become obvious to those skilled in the art from the teachings herein.
An arrangement will now be discussed for adaptively controlling refreshing of information stored in memory 932 by using reference signals to control scale factor and bias of the refresh circuitry 996. Clock pulses 943 will herein be assumed to be from a free-running clock for simplicity of discussion, where memory 932 is continually clocked to load either recirculation signal 960, analog input signal AI, scale factor reference signal REF, or bias reference signal GND under control of logical signals 948, 967, 968A, and 968B respectively from gates 987, 988, 989A and 989B respectively. Clock signal 943 may clock a counter 993 to provide a count that is indicative of the number of clock pulses received and therefore the position of the information shifted into memory 932. For example, counter 993 provides operation similar to the bit, word, and sector counters associated with well-known prior art disk memories which are used for counting disk memory clock pulses to keep track of the location of information on a rotating disk. Counter output signals 994 are provided to decoder 995 generating decoder output signals 990A and 990B in response to particular codes of counter signals 994 from counter 993. Well-known decoders such as the Texas Instruments S/N 7445 decoder provides a high signal output when the input code is not true and provides a low signal output when the input signal code is true. Therefore, when counter 993 increments through a selected code, decoder 995 may provide a low output for either signal 990A or signal 990B which may enable either switch 992A or 992B respectively through NOR- gates 989A or 989B respectively which may disable switches 947 and 991 through gates 987 and 988 respectively to load a scale factor reference signal REF or a bias reference signal GND respectively into memory 932 through switch 992A or switch 992B respectively as signal 949. In one embodiment, the selected code in counter 993 lasts for one period of clock signal 943, where the next clock pulse increments counter 993 to a different code condition. Therefore, decoder output signal 990A or 990B may have a single clock pulse width and scale factor reference signal REF or bias reference signal GND loaded into memory 932 may each be loaded into a single-bit position.
Decoder 995 generates signals 990A and 990B in mutually exclusive form; wherein if one of these two signals is selected, the other of these signals is non-selected. For example, when gate 989B is enabled with signal 990B to select switch 992B, then gate 989A is disabled to non-select switch 992A and, conversely, when gate 989A is enabled with signal 990A to select switch 992A, then gate 989B is disabled to non-select switch 992B. Further, when either of signals 990A and 990B select the reference and bias signals respectively, signals 990A and 990B automatically disable gates 987 and 988 to non-select the analog input signal AI and to non-select the recirculation signal 960 through switches 991 and 947 respectively.
Mode selection may be performed with a mode flip-flop M1 for selecting a recirculation mode with the Q signal RECIRC or for selecting an input mode with the Q signal INPUT. The state of the mode flip-flop M1 may be controlled with well-known logic arrangements such as toggling a S/N 7473 J-K flip-flop or loading a mode condition into a S/N 7474 D flip-flop. The recirculation mode is commanded when the M1 flip-flop generates a high recirculation mode signal RECIRC thereby enabling gate 987, where recirculation control signal 948 becomes high for the period of time decoder signals 990A and 990B are both high. Recirculation control signal 948 controls recirculation switch 947 to be conductive for the period of time decoder signals 990A and 990B are both high to conduct recirculation signal 960 to the input of CCD memory 932 as signal 949. Similarly, the input mode is commanded when the M1 flip-flop generates a high input mode signal INPUT, thereby enabling gate 988, where input control signal 967 becomes high for the period of time that decoder signals 990A and 990B are both high. Input control signal 967 controls input switch 991 to be conductive for the period of time decoder signals 990A and 990B are both high to conduct input signal AI to the input of CCD memory 932 as signal 949. Mode command signals RECIRC and INPUT are mutually exclusive, where only one of these mode command signals may be high at a time, which is characteristic of flip-flop Q and Q output signals. Therefore, either the recirculation switch 947 will be conductive as enabled by recirculation control signal 948 being high, or the input switch 991 will be conductive as enabled by input control signal 967 being high, or neither recirculation switch 947 nor input switch 991 will be conductive as disabled by one of the signals 990A or 990B being low.
Decoder signals 990A and 990B are both high for the data load portion of a memory cycle and alternately become low for a reference load portion of a memory cycle as will be discussed with reference to FIG. 6L. A memory cycle will be defined as a storage sequence of a combination of data and reference signals. In a simplified example used herein, a memory cycle may be the number of clock pulses required to shift a stored signal from the input of memory 932 to the output of memory 932. For example, a memory having a 512 data-bit capacity and a two reference-bit capacity may have a memory cycle of 514 clock pulses. Therefore, the decoder signals 990A and 990B will be high for the 512 data-bit portion of the memory cycle and will go low in sequence, one and only one at a time, for the two reference-bit portion of the memory cycle. When decoder signals 990A or 990B are high, gates 989A and 989B will be disabled and gates 987 and 988 will be enabled; where data will be recirculated through switch 947 or data will be input through switch 991 under control of mode signals RECIRC or INPUT. When one of the decoder signals 990A or 990B goes low, the related NOR- gates 989A or 989B respectively will be enabled, the non-related NOR- gates 989A or 989B will be disabled, and gates 987 and 988 will be disabled independent of the state of mode signals RECIRC and INPUT. NOR- gates 989A and 989B will invert a low decoder signal 990A and 990B respectively to produce a high reference control signal 968A and 968B respectively to make reference switches 992A and 992B respectively conductive, which results in a scale factor reference signal REF and a bias reference signal GND respectively being input to memory 932 as signal 949 where scale factor reference signal REF will be input through switch 992A and bias reference signal GND will be input through switch 992B.
Reference signals can be introduced into selected bit positions of memory 932 with counter 993, decoder 995, and input circuitry 908. Scale factor reference signal REF and bias reference signal GND may be precise amplitude signals, wherein the precision of the amplitude may be preserved with good quality electronic switches 992A and 992B or other switches which are well known in the art, wherein a precision reference amplitude signal input to CCD memory 932 through switches 992A and 992B as signals 949 may be stored in selected bit positions. The reference signal bits may be shifted through memory 932 under control of clock signal 943 and shifted out of memory 932 as output signal 936 to refresh circuitry 996. The reference signals may be degraded as they are shifted through memory 932, consistent with the charge transfer inefficiency, thermal bias, and other error mechanisms of the CCD-type memory devices. Reference signals stored in and shifted through memory 932 may be degraded by substantially the same amount as other signals stored in and shifted through memory 932. Because the reference signals were initially stored in memory 932 as precise signal amplitudes, the amplitude of a reference signal when shifted out of memory 932 is indicative of the degradation through memory 932. Therefore, the reference signals output from memory 932 may be used to control the refresh circuitry to provide an adaptive control for amplitude reconstruction. Adaptive control is herein intended to mean control that is adjusted to the actual conditions, where refresh circuitry 996 operating under control of a degraded reference signal may be used to control refresh operations as a function of actual degradation of the signal and may therefore be used over a range of degradation variables such as over a temperature range, over a clock pulse frequency range, and over variations between difficult CCD memory devices and may further be used to adaptively compensate for other variations such as charge leakage, aging of CCD memory elements, and other such effects.
In a simplified embodiment, it may be assumed that counter 993 contains a number of counts equal to the number of bits in memory 932 and that particular count codes, which may be the first and second count codes for the present simplified example, are detected with decoder 995 to generate decoder signals 990A and 990B. For the first and second counts of each memory shifting sequence (decoder outputs 0 and 1 respectively), the output signals 990A and 990B respectively of decoder 995 will go low thereby commanding loading of the scale factor reference signal REF and the bias reference signal GND respectively into memory 932 as discussed above and simultaneously enabling refresh circuitry 996 with decoder signals 990A and 990B respectively to sample or otherwise monitor a signal being shifted out of memory 932; wherein the synchronization counter 993 provides another frame, or initialization point, or start of the shift operation with a reference signal being loaded into memory 932 and the last prior corresponding reference signal being simultaneously available as the output signal 936 of memory 392. Therefore, decoder 995 may enable loading of a new reference signal into memory 932 and may also enabling sampling of the corresponding degrading reference signal as signal 936 output from memory 932 with refresh circuitry 996.
In a simplified example, it will be assumed that memory 932 has a four-bit storage capacity and that counter 993 is a two-bit counter for a four-count operation, known as a modulo-3 counter. This example will now be discussed with reference to the waveforms shown in FIG. 6L. Clock signal 943 is represented as a sequence of clock pulses. Signals 990A and 990B are shown as squarewave signals, where each one is low for each corresponding fourth-bit time, which is consistent with decoder 995 decoding the output of a two-bit four-state counter 993. Data signal 949 is shown in digital squarewave form for convenience but may also be implemented as analog amplitude signals. Data waveform 949 is shifted into memory 932 and similarly is shifted out of memory 932 as signal 936 after a four-bit time shift delay. Therefore, signals 949 and 936 are substantially the same signal except that signal 936 has been delayed by four-clock pulse periods and has been degraded by the shifting operations through memory 932. It will further be assumed for this example that recirculation control signal RECIRC is high and the input control signal INPUT is false. Therefore, three data-bits will be recirculated during the high period of decoder signals 990A and 990B and one of each of the reference bits will be loaded during the low period of the related decoder signals 990A and 990B. As shown in FIG. 9L, data signals (shown as a "1" and a "0" following the reference signal R) will be recirculated as signal 960 through switch 947 under control of decoder signals 990A and 990B and mode signal RECIRC. Therefore, when one of the decoder signals 990A or 990B goes low, gate 987 will cause control signal 948 to go low thereby making switch 947 non-conductive and disabling recirculation signal 960. Further, when one of the decoder signals 990A or 990B goes low, the corresponding NOR-gate 989A or 989B respectively will cause the related control signal 968A or 968B respectively to go high thereby enabling the corresponding reference signal REF or GND respectively to load a precision voltage into the CCD memory, shown in FIG. 6L as signal R or as signal B respectively in waveform 949. Similarly, when decoder signals 990A and 990B go high, recirculation signal 960 will be enabled with gate 987 and switch 947 and reference signals REF and GND will be disabled with gates 989A and 989B respectively and switches 992A and 992B respectively, thereby permitting the two data-bits shown as a "10" code to be recirculated as signal 960 into memory 932 as signal 949. Therefore, as counter 993 increments from a count of 0 to a count of 3, decoder 995 enables the reference signal REF to be loaded into memory 932 at the count of 0, enables the reference signal GND to be loaded into memory 939 at the count of 1, and enables the digital data in memory 932 (consisting of a "10" sequence) to be recirculated and loaded into memory 932 at the counts of 2 and 3. Refresh circuitry 996 monitors the reference signals shifted out of memory 932 as signal 936, identified by low decoder output signals 990A and 990B to refresh circuitry 996; where refresh circuitry 996 will adaptively reestablish the amplitude and bias levels of the data in response to the reference signal, as described in detail hereinafter.
The information stored in CCD memory 932 will now be discussed in greater detail with reference to FIG. 6L for a 2-bit 4-state counter. The first state of counter 993 decoded with decoder 995 selects "zero" output signal 990B of decoder 995 to multiplex bias signal B in waveform 949 into CCD memory 932. The second state of counter 993 decoded with decoder 995 selects "one" output signal 990A of decoder 995 to multiplex scale factor bias signal R in waveform 949 into CCD memory 932. The last two states of counter 993 are decoded with decoder 995 to select the "two" and "three" output signals of decoder 995; thereby disabling signals 990A and 990B for disabling gates 989A and 989B and for enabling gates 987 and 988. If for example gate 987 is selected with flip-flop M1 to recirculate signal 960 through switch 947; recirculated signal 960 (consisting of a "one" state followed by a "zero" state as shown in waveform 949 in FIG. 6L) is multiplexed into CCD memory 932 following sequential B and R reference signals.
In view of the above, a four-bit CCD memory 932 continually recirculates and refreshes signals with refresh circuit 996; comprising a bias reference signal B, a scale factor reference signal R, and a one-zero sequence of data signals (waveform 949 as shown in FIG. 6L). Each recirculation selects reference bias signal GND with switch 992B in response to selected decoder signal 990B; followed by selection of scale factor reference signal REF with switch 992A in response to selected decoder signal 990A; and followed by one-zero sequence of data signals through recirculation switch 947 or input switch 991 in response to non-selected signals 990A and 990B and selected mode signal RECIRC.
Refreshing of signal 936 with refresh circuit 996 may be performed with a single refresh circuit, as discussed with reference to FIGS. 6H-6J above, or may be performed with a plurality of refresh circuits, as discussed with reference to FIGS. 6K-6T hereinafter. For example, a scale factor refresh circuit and a bias refresh circuit may be combined to compensate for both scale factor and bias errors using the arrangement discussed with reference to FIG. 6K. This plurality of refresh circuits may be arranged in various combinations. In one embodiment, bias compensation may be provided before scale factor compensation wherein scale factor compensation is applied to a bias compensated signal, as discussed with reference to FIGS. 6M-6O hereinafter. In another embodiment, scale factor compensation may be provided before bias compensation wherein bias compensation is applied to a scale factor compensated signal, as discussed with reference to FIGS. 6P and 6Q hereinafter. In still another embodiment, it may be desirable to apply both bias and scale factor compensation to an uncompensated signal for a parallel rather than a sequential refresh arrangement, as discussed with reference to FIGS. 6R-6T hereinafter. These alternative sequential and parallel refresh arrangements are presented to illustrate the broader teachings of the present invention related to refreshing of signals with a plurality of refresh circuits connected in sequential and parallel arrangements and exemplified by scale factor and bias refresh circuits.
A bias refresh circuit will now be discussed with reference to FIGS. 6M-6O. Decoder signal 990B (FIG. 6M) is related to the bias reference signal from CCD memory 932 as memory output signal 936. Decoder signal 990B controls sampling of bias reference signal 936 with sample and hold circuit 961B. Sampled bias signal 962B is provided to differential amplifier 977 through input resistor R2 to be differentially compared with memory output signal 936 through input resistor R1 to generate differentially refreshed output signal 978 having reduced bias errors. Bias refreshed signal 978 may then be input to a scale factor refresh circuit (FIG. 6N or FIG. 6O).
In FIG. 6N, bias refreshed signal 978 may be sampled with sample and hold circuit 961A in response to decoder signal 990A to sample the scale factor reference signal from CCD memory 932 after the scale factor reference signal has been bias compensated with the circuits shown in FIG. 6M. The bias compensated scale factor signal is stored in sample and hold circuit 961A as signal 962A. Bias compensated scale factor reference signal 962A is input to an implicit servo comprising multiplier 980 and operational amplifier 999 to generate bias and scale factor refreshed signals 965 and 960, having first been bias compensated with the circuit of FIG. 6M and then scale factor compensated with the explicit servo of FIG. 6N. The operation of the scale factor compensation arrangement shown in FIG. 6N has been discussed in detail with reference to FIG. 6I above.
In FIG. 6O, bias compensated signal 978 is converted to a digital number 938A with converter 934 in response to the scale factor related decoder signal 990A. Therefore, digital number 938A is related to the scale factor reference signal that has been bias compensated with the circuit shown in FIG. 6M. Operation of the circuit shown in FIG. 6O has been discussed in detail with reference to FIG. 6J above, where the primary difference is that the scale factor signal sampled in response to scale factor decoder signal 990A has already been bias compensated with the circuit discussed with reference to FIG. 6M; thereby providing output signals 965 and 960 having both bias and scale factor compensation.
The circuits shown in FIGS. 6P and 6Q provide first for compensating memory output signal 936 for scale factor errors and then for bias compensating the scale factor compensated signal to provide a scale factor and bias compensated output signal 960. The scale factor compensation arrangements of FIGS. 6P and 6Q are implemented as an analog implicit servo (FIG. 6P) and a hybrid implicit servo (FIG. 6Q); discussed above with reference to FIGS. 6I and 6J respectively. In this multiple refresh embodiment, scale factor refreshed signal 965 (FIGS. 6P and 6Q) is sampled in response to decoder bias signal 990B with sample and hold circuit 961B to sample the bias reference signal from CCD memory 932 after it has been scale factor compensated. The scale factor compensated bias signal 965 is stored in sample and hold circuit 961B and is applied to differential amplifier 976 through input resistor R2 to be differentially summed with the scale factor compensated but non-bias compensated signal 965 which is applied to differential amplifier 967 through input resistor R1. Output signal 960 is both scale factor compensated and bias compensated, where the stored bias reference signal had been scale factor compensated prior to being stored and subtracted from the scale factor compensated memory signal 965.
The circuit shown in FIG. 6R provides an arrangement for compensating stored signals in parallel form, without first scale factor compensating the bias compensation signal and without first bias compensating the scale factor compensation signal. Sample and hold circuit 961B samples the bias reference signal 936 from CCD memory 932 in response to decoder bias signal 990B to generate the bias reference signal through resistor R4 to amplifier 963. Similarly, sample and hold circuit 961A samples the scale factor reference signal 936 from CCD memory 932 in response to decoder scale factor signal 990A to generate the scale factor reference signal to the IABC input of operational amplifier 963. Operational amplifier 963 may be the well-known RCA transconductance amplifier 963 discussed with reference to FIG. 6H above, wherein the bias reference signal through resistor R4 and the uncompensated data signal 936 from CCD memory 932 through resistor R5 are differentially subtracted with amplifier 963 and wherein the scale factor reference signal from sample and hold 961A to the IABC input of amplifier 963 provides a multiplication or scale factor related correction. Therefore, output signal 960 is bias compensated through the differential input circuitry of amplifier 963 and is scale factor compensated with the IABC product input of amplifier 963. One difference of the arrangement of FIG. 6R over the arrangements of FIGS. 6K-6Q is that the bias compensation signal from sample and hold circuit 961B and the scale factor signal from sample and hold circuit 961A (FIG. 6R) may not have been previously compensated, wherein the bias compensation signal has not been previously scale factor compensated and the scale factor compensation signal has not been previously bias compensated.
The compensation arrangement shown in FIGS. 6S and 6T conceptually similar to the arrangement discussed above with reference to FIG. 6R, wherein the bias reference signal has not been first scale factor compensated and the scale factor reference signal has not been first bias compensated; wherein compensation of the data signals are provided with both the uncompensated scale factor reference signal and the uncompensated bias reference signal. Two alternate scale factor compensation channels 996A and 996B are shown as alternatives in FIGS. 6S and 6T, where only one of these channels would usually be used in a system. The primary difference between channels 996A and 996B is that channel 996A uses an analog implicit servo and channel 996B uses a hybrid implicit servo, as discussed in detail above with reference to FIGS. 6I and 6J.
Sample and hold circuit 961B samples CCD memory output signal 936 in response to decoder bias signal 990B to generate an uncompensated bias reference signal 962B to differential amplifier 963. Implicit servo circuits 996A and 996B (FIGS. 6S and 6T respectively) are discussed in detail above with reference to FIGS. 6I and 6J respectively. These implicit servo circuits provide scale factor compensated signal 962B in differential amplifier 963 to generate compensated signal 960; which is then both scale factor compensated and bias compensated. Scale factor compensation is implemented with the implicit servo multiplying by the reciprocal of the scale factor reference signal and then being bias compensated by subtracting the bias compensation signal 962B with differential amplifier 963.
FIGS. 6K-6S generally represent modified versions of FIGS. 6F-6J which have been discussed in detail above. For example, FIG. 6K is similar to FIG. 6F, FIG. 6L is similar to FIG. 6G, FIG. 6M is similar to FIG. 6H, FIG. 6N is similar to FIG. 6I, FIG. 6O is similar to FIG. 6J, FIG. 6P is similar to FIG. 6I, FIG. 6Q is similar to FIG. 6J, FIG. 6R is similar to FIG. 6H, and FIGS. 6S and 6T are similar to FIGS. 6H-6J; wherein the above discussions relative to FIGS. 6F-6J provide a basis for the discussion of FIGS. 6K-6T. Therefore, the discussions for FIGS. 6K-6T are directed primarily to the differences of FIGS. 6K-6T relative to FIGS. 6F-6J; wherein the similarities have already been described above with reference to FIGS. 6F-6J.
For the examples provided herein, a scale factor correction may be considered to be a multiplicative correction and a bias correction may be considered to be an additive or differential correction. Alternately, a bias term may be considered to be a zero order term and a scale factor term may be considered to be a first order term, wherein a bias correction may be a fixed correction independent of signal amplitude and wherein a scale factor correction may be a correction that is a function of the magnitude of the signal.
The discussions of bias (zero order) and scale factor (first order) refreshing is exemplary of other error correction methods that may be other than scale factor and bias corrections such as a second order correction or other higher order correction which will now become obvious to those skilled in the art from the teachings of the present invention. Further, the various refresh arrangements may be combined to compensate for a combination of error mechanisms, implementable from the teachings of the above disclosure. This combination of error correction arrangements is exemplified herein with separate and then with combination arrangements of scale factor and bias refresh.
Devices shown in FIG. 6F et seq are well known in the art. For example, counter 993 may be a Texas Instruments (TI) counter Ser. No. 7493, decoder 995 may be a TI decoder Ser. No. 7441--Ser. No. 7449, inverter 989 may be a TI inverter Ser. No. 7404 and AND- gates 987 and 988 may be TI gates Ser. No. 7408. Switches 947, 991, and 992 may be any well known switches and, in a preferred embodiment, may be electronic switches implemented with field effect transistors (FETs). CCD memory 932 may be a well known CCD memory shift register device. Sample-and-hold circuit 961 is well known in the prior art, wherein one prior art sample-and-hold circuit is manufactured by Datel Systems Inc as Model SHM-3. Analog multipliers are well known in the art and may be implemented with any well known analog multiplier such as with a RCA model CA3080 transconductance amplifier connected as an analog multiplier. One form of analog multiplier is shown in block diagram form as multiplier 980. A RCA CA3080 transconductance amplifier form of multiplier is shown as device 963. These two forms are exemplary of the present invention which may be implemented with other well known forms of analog multipliers. Converters such as ADC 934 and multiplying DAC 934 are well known in the art, wherein commercial ADC and multiplying DAC devices are exemplified by Datel Systems Inc devices model ADC 89 series and model DAC-HI 12B respectively. Operational amplifiers for summing and buffering operations are well known in the prior art such as the Fairchild μA709 and μA741 operational amplifiers which may be arranged with input and feedback resistors as shown with circuit 999 and 976.
The arrangements discussed with reference to the figures are presented in a simplified form to better exemplify the present invention although many other arrangements may be utilized which will now become obvious to those skilled in the prior art. For example, refresh circuitry 996 may be implemented with a well known automatic gain control (AGC) circuitry. An AGC circuit may operate from the reference signal 962 that is sampled in response to decoder signal 990 as described above. In an alternate embodiment which finds primary advantage in a digital memory arrangement, refresh circuitry 996 may integrate the signals from CCD memory 932 to provide a gain control signal related to the average of the information stored in memory 932. Information in memory 932 may include control signals to equalize the number "1" and "0" counts being loaded into memory 932 so that the integral of the output signals 936 will have an average value of zero and will have an amplitude related to the degraded signal amplitude. Further, for a digital memory arrangement, refresh circuitry 996 may merely sample digital one-bits shifted out of CCD memory 932, being indicative of signal degradation without the use of the reference signal discussed above.
In an alternate embodiment, the amplitudes of the input signals 949 to memory 932 may be adjusted in relation to the degradation through memory 932 to normalize output signals 936 in contrast to the arrangement described above wherein refresh circuitry 996 re-establishes the amplitude of output signals for input of a normalized signal to memory 932 as signal 949.
Input circuitry; consisting of logic gates such as gates 987-989 and analog switches such as switches 947, 991, and 992; may be considered to be a multiplexer because this circuitry combines or multiplexes a plurality of analog signals (particularly data signal 960 or AI with a reference signal). Further, refresh circuitry 996 may be considered to be a demultiplexer because this circuitry separates or demultiplexes a plurality of analog signals (particularly the reference signal which is separated with sample-and-hold 961 from the memory output signal).
It can be seen that CCD memory 932 are electronic devices that may be shifted or not shifted under control of gated clock pulses 943 from control logic 937. Therefore, control of CCD memory may permit outputting of information on line 936 and inputting of information on line 949 while clocking CCD memory 932 or while holding the state of CCD memory 932 stationary by disabling clock 943. This is a significant advantage over the well known rotating memories such as disc memories, where a disc memory is continually rotating and may not be conveniently stopped due to the inertia of the memory and other such considerations. Therefore, a CCD memory that may be stopped under control of electronic signals will provide greater versatility in accessing and loading information and generally in operation of the memory device.
Although the present memory arrangement may be described with respect to a CCD memory and signal processing arrangement, it is intended that the inventive features described herein be applicable to signal processing and memory arrangements in general and not be limited to CCD arrangements. For example, an adaptive refresh arrangement described herein is equally applicable to other memory arrangements such as a magnetostrictive delay line memory and an LC delay line memory.
The CCD arrangements discussed with reference to FIG. 6C et seq are described for embodiments wherein signals are stored in analog signal form having analog resolution. It will now become apparent to those skilled in the art that these arrangements may also be used to store digital information such as in single-bit form. For example, ADC 934 may be a single-bit ADC such as a threshold detector. In one embodiment, a well known Schmidt trigger threshold detector may be used as a one-bit ADC 934 to detect whether the output information 936 is above or below a threshold, indicative of a binary one or a binary zero condition. If above the threshold, Schmidt trigger ADC 934 may restore the amplitude to an upper amplitude magnitude and, if below a threshold, Schmidt trigger ADC 934 may restore the signal to a lower amplitude magnitude. As described with reference to FIGS. 9C and 9D above, ADC 934 would restore the input signal 949 to an amplitude that may permit degradation through CCD memory 932 without traversing the higher level threshold, detected with ADC 934. This arrangement can be described with reference to FIG. 9D, where amplitude 956 may be defined as the high level threshold of Schmidt ADC 934, where an input signal 936 to ADC 934 above amplitude 956 such as amplitude 951 may be detected as a high level signal and may be restored to a high level recirculation amplitude 952. Shifting through CCD memory 932 would degrade amplitude 952 to amplitude level 953 which is still greater than the minimum high level amplitude 956; where ADC 934 may restore amplitude 953 to the high level recirculation amplitude 954. The system may have a characteristic where the difference between input threshold 956 and recirculation amplitude 955 is greater than the degradation of signal 949 when shifted through CCD memory 932, where this degradation may be the difference in amplitude between points 952 and 953 which is less than the difference in amplitude 955 (952) and 956. Input signals 936 to ADC 934 which are below threshold 956 may be recirculated as low level magnitudes.
Degradation of low level amplitudes may be of only secondary consideration because degradation of amplitudes through CCD memory 932 may tend to reduce the amplitude of the signal, thereby minimizing the detrimental effect on low level amplitudes. According to this consideration, it may be desirable to provide a high level amplitude for a first binary state and a low level amplitude for a second binary state, where the low level amplitude may be closer to zero voltage than to a high level negative amplitude. For example, representation of two binary states with a high level positive amplitude and a low level amplitude or a high level negative amplitude and a low level amplitude are preferred over an arrangement with representation of two binary states with a high level positive amplitude and a high level negative amplitude; where degradation of high level negative signals may be comparable to degradation of high level positive signals and where degradation of low level positive or negative signals may be minimized.
Now, an example will be provided to illustrate this degradation consideration. A binary signal will be assumed representing a one-state whenever the signal amplitude is greater than a threshold amplitude 956 and a zero-state whenever the signal amplitude is less than a threshold amplitude 956. Threshold signal amplitude 956 is assumed to be three-volts, degraded signal amplitude 951 and 953 is assumed to be four-volts, restored one- level signal amplitude 952 and 954 are assumed to be five-volts, and restored zero-level signal amplitude (not shown) is assumed to be zero-volts. As restored signal 952 is shifted through CCD memory 932, the signal is shown being degraded from a five-volt amplitude 952 to a four-volt amplitude 953, but four-volts is greater than the three-volt threshold of Schmidt trigger 934. Therefore, the four-volt input signal 936 will be restored to an equivalent five-volt output signal 938A at amplitude 954. As a zero-level signal is shifted through CCD memory 932, the signal will be reduced in amplitude toward zero-volts (if it is not already at zero-volts) and will, therefore, not be degraded toward the threshold amplitude 956.
In another embodiment, the threshold signal is assumed to be zero-volts, the restored binary one signal is assumed to be plus three-volts, the restored binary zero signal is assumed to be minus three-volts, and signal degradation is assumed to be from the plus-voltage level and from the minus-voltage level toward the zero-voltage threshold level. Therefore, both the binary one and the binary zero voltage levels will degrade toward the threshold level. Therefore, this embodiment may be less desirable than the embodiment of the above example where only the binary one voltage level will degrade toward the threshold voltage level.
In still a further embodiment of the hybrid memory arrangement of the present invention, a ternary memory may be provided with a three-state ADC 934, where the recirculation line 938A from ADC 934 may have three-states including a positive-amplitude, a zero-amplitude, or a negative-amplitude. ADC 934 may be implemented with a pair of Schmidt triggers, where a positive Schmidt trigger may generate a high level amplitude or low level amplitude in response to a high level or a low level positive amplitude of input signal 936 and a negative Schmidt trigger may generate a high level amplitude or a low level amplitude in response to a high level or low negative amplitude of input signal 936. Therefore, if input signal 936 had a high level positive amplitude, the positive Schmidt trigger would be in the positive high level state and the negative Schmidt trigger would be in the low level state; if input signal 936 had a low level amplitude, both positive and negative Schmidt triggers would be in the low level state; and if input signal 936 had a negative high level amplitude, the positive Schmidt trigger would be in the low level state and the negative Schmidt trigger would be in the negative high level state. Summing of Schmidt trigger outputs would provide a high level output if the positive Schmidt trigger was in the high level state, a negative output if the negative Schmidt was in the negative high level state, and low level output if both Schmidt triggers were in the low level state. It should be noted that when one of the Schmidt triggers is in a high level state, the other Schmidt trigger is in the low level state consistent with ternary signal forms and with the binary nature of Schmidt trigger threshold detectors.
CCD Compositor FIG. 6E
Compositors are well known in the geophysical art. One well known prior art compositor is implemented in the CAFDRS system sold by United Geophysical Corporation, an affiliate of Bendix Corporation located in Pasadena, California, which is implemented with a General Automation Corp SPC-16 computer. Another well known compositor is the trace compositor, model 1011 manufactured by Scientific Data Systems of Santa Monica, California and described in Technical Manual SDA 98 02 62A dated November 1967. Such compositors accept input waveforms from geophone transducers and store the sampled waveforms in memory, where corresponding samples of each sequential waveform are added together. The sampling and adding of input waveform samples to previously sampled and added corresponding waveform samples is known as compositing. Compositing effectively sums or integrates corresponding samples in the temporal or time-domain to reduce the signal-to-noise ratio.
An improved compositor arrangement is shown in FIG. 6E using a CCD memory arrangement. CCD compositor 903 is shown for a single transducer input waveform. In a preferred embodiment, a plurality of compositor channels may be provided wherein one compositor channel per transducer may be used to composite each transducer input waveform known as a trace.
In reference to FIG. 6E, input transducer 911 generates transducer signal 913 which is preprocessed with buffer amplifier 983. Transducer signal from buffer amplifier 983 is input to CCD memory 932 through summing resistor 984. As data in CCD memory is shifted with clock pulses 943, input signal 986 is shifted into and stored in CCD memory 932. Control signal 972 enables control 937 to generate clock pulses 943 for the period of a trace, where control signal 972 enables the shifting of CCD memory 932 at the start of an input trace from transducer 911 and control signal 972 disables the shifting of CCD memory 932 at the completion of the input trace from transducer 911. The first trace may be loaded into CCD memory 932, where the recirculation path 960 is disabled by making FET switch 947 non-conductive with control signal 948, which is indicative of the first trace to be loaded into CCD memory 932. Opening of the recirculation path 960 insures that the first trace will be loaded into CCD memory 932 and that prior contents of the CCD memory will not carry-over to the new composited information. For subsequent traces following the first trace, control signal 948 controls FET 947 to be conductive to provide a recirculation path for the composited information in CCD memory 932 to be recirculated and added to the input trace through summing resistor 985 to summing point 968, where the input trace signal will be added at summing point 986 through input summing resistor 984. Therefore, when a trace subsequent to the first trace is sensed by transducer 911, this new input trace will be summed with the recirculated composited information 960 and then shifted into CCD memory 932. Therefore, CCD memory 932 provides the operation of storing the composited information and summing resistors 984 and 985 provide the operation of adding the input information to the stored information.
The information stored in CCD memory 932 may be analog samples, wherein the shift clock 943 effectively samples a portion of input signal 913 by inputting to CCD memory on input signal line 986, then shifting under control of clock 943.
Input control signal 972 to control logic 937 may be related to the ensonifying signal such as a well known chirp signal, where the system generates a control signal to the transmitter which may be a well known VIBROSEIS device for ensonifying an underground environment. Control signal line 972 may be derived from the ensonifying signal to start the sampling and compositing of input signal 913 with CCD memory 932. Control 937 may include a timer such as a well known counter to provide clock pulses 943 for a fixed period of time starting with the transmitter command signal 145 input to control 937 as signal 972.
One distinction of the CCD compositor of the present invention is that the signals are added in the analog domain and are stored as analog signals in contrast to digital domain summing and storage in prior art systems. Another distinction is that a separate compositor channel may be used for each input channel rather than using the prior art time-shared adder and disc memory storage.
Additional distinctions and advantages may be obtained by using the hybrid memory teachings of the present invention discussed with reference to FIGS. 6C and 6D in conjunction with the compositor discussed with reference to FIG. 6E. In this arrangement, analog trace signals may be provided as analog input signal 944 to be added with recirculated signal 979 at summing point 949. Alternately, input signals may be digitized with a well known ADC and may be input as signals 938C to logic 940 which may be well known adding logic to add input signals 938C to recirculated signal 938A to provide the summed digital signal 938B for storage in CCD memory 932.
Another feature of the present invention provides for summing of analog signals which are input to a CCD. Such analog summing is exemplified with summing resistors 984 and 985 to summing junction 986 shown in FIG. 6E. Similarly, CCD input signals 919 (FIG. 6A) may be summed or otherwise combined with other analog signals. Further, input signal 944 and recirculation signal 936 from hybrid memory arrangement 902 shown in FIG. 6C may be summed as input signal 949 if recirculation control signal 948 makes recirculation FET 947 conductive at the same time that input control signal 946 makes input FET 945 conductive. In one embodiment, summing may be performed with summing resistors as is well known in the art such as with summing resistors 984 and 985 to summing junction 986 as shown in FIG. 6E. For simplicity, summing resistors may not be shown such as for recirculation signal 936 and input signal 944 to summing junction 949. Still further, other analog summing arrangements are well known in the art.
In CCD compositor arrangement 903, an arrangement may be used to reduce signal degradation, as discussed with reference to FIG. 6C et seq. Further, recirculation signal 960 may be scaled to the proper amplitude such as with well known scaling techniques using ADC 934 or, alternately, by adjusting summing resistors 984 and 985. CCD Correlator
A CCD correlator may be provided in accordance with the present invention using CCD memory and analog signal processing techniques. This CCD correlator will now be discussed relative to FIGS. 4, 6, 7, and 9 of copending application Ser. No. 550,231.
One embodiment of a CCD correlator will now be discussed with reference to FIG. 4. Loading of a pilot signal into register 412 and loading of a trace signal into register 417 have been described for single-bit digital signal samples with reference to FIG. 4 above. If registers 412 and 417 are CCD registers, then analog signal samples may be stored therein. For a CCD correlator embodiment, pilot signal samples may be processed with amplifier 410 and trace signal samples may be processed with amplifier 415 which may be μA709 operational amplifiers. Gates 411 and 416 have been discussed above as digital gates for a digital embodiment but may be analog gates such as FET analog switches in an analog embodiment. Pilot signal samples may be loaded into CCD register 412 in analog signal form with a LOAD P signal in the zero-state inverted with inverter 414 for selecting input pilot signal from amplifier 410 with FET switch gate 411 for loading into register 412. Similarly, the LOAD P signal in the zero-state may be inverted with inverter 418 to select input trace signal from amplifier 415 with analog gate 416 for loading into CCD register 417 as analog trace signal samples. When the LOAD P signal and LOAD T signal go to the one-state, input pilot and trace signals from amplifiers 410 and 415 respectively are disabled with inverters 414 and 418 respectively and recirculation signals are enabled. Pilot sample register 412 may have an extra CCD shift register stage 413 for providing an extra one-bit time delay for recirculation through analog selection gate 411 and trace signal samples from CCD register 417 may be recirculated back to the input of CCD register 417 through analog selection gate 416.
Analog switches 411 and 416 may be field effect transistor (FET) switches with the outputs connected together either directly or with resistors for summing or conducting the selected signal from the selected FET switch to the input of CCD registers 412 and 417. Selection of the FET switches for conduction or for non-conduction may be provided with the LOAD P and LOAD T signals for gates 411 and 416 respectively. Therefore, analog signals gates may be provided for selection operations similar to the digital signal gates discussed above.
Product circuit 419 has been discussed as an exclusive-OR circuit for generating a single-bit product signal 424 in response to single-bit output signals from registors 412 and 417 for a digital single-bit embodiment. In the instant CCD embodiment, product circuit 419 may be any well known analog multiplier circuit such as discussed in detail for multiplier 778 (FIG. 7E).
Counter 420 and register 421 may be replaced by a CCD register for shifting analog product samples 424 as a CCD shift register for storage and for adding new correlated output signal samples to prior correlated output signal samples for compositing-after-correlation in the same form discussed for CCD compositor 903 (FIG. 6E).
In an alternate embodiment, one of the input signals may be stored as single-bit digital signal samples and the other input signal may be stored as analog signal samples. For example, pilot signal logic comprising squaring amplifier 410, inverter 414, gate 411, register 412, and flip-flop 413 may be single-bit digital logic elements as discussed above for the single-bit digital embodiment and operational amplifier 415, inverter 418, analog gates 416, and CCD memory 417 may be analog sample elements as discussed for the CCD correlator embodiment immediately above. Multiplier 419 may be implemented to multiply a single-bit digital sample and an analog sample such as a FET switch for conducting an analog signal sample from CCD register 417 in response to a one-state of the digital bit from register 412 and for non-conducting an analog signal sample from register 417 in response to a zero-state digital bit from register 412. Therefore, product signal 424 may be equal to the analog signal from CCD register 417 when the digital signal from register 412 is in the one-state and product signal 424 may be a zero signal when the signal from register 412 is in the zero-state. CCD register or compositor comprising stages 420-421 may load or sum analog signal samples generated as signal 424 into register stages 420-421 for storage and for compositing operations. Therefore, a single-bit sample and an analog sample product arrangement may be implemented using the combination of techniques discussed for the single-bit digital embodiment and for the CCD analog embodiment above.
The arrangement discussed herein with reference to FIGS. 6F-6J may be used for preserving the precision of analog signal samples stored in CCD memories such as registers 412, 417, and 420-421. Therefore, input logic to registers 412, 417, and 420-421 may include a multiplexer for multiplexing an analog reference signal with the input signal samples and the output of these registers may contain refresh circuitry operating in response to the analog reference signal sample.
In an alternate embodiment, the correlation processing may be performed in parallel word form as will be described hereinafter for a single-bit digital pilot signal and an analog trace signal. A plurality of digital pilot signal bits from register 412 may each be used to select or non-select a corresponding FET multiplier switch such as indicated by multiplier 419 to control the updating of a plurality of analog output signal sample bits stored in register stages 420-421 in response to a single analog sample from register 417. Alternately, a single output digital sample from register 412 may control a plurality of multiplier gates 419 to either select or non-select updating of a plurality of output signal samples in register stages 420-421 in response to a plurality of analog signal samples from register 417. Therefore, although the arrangement shown in FIG. 4 has been discussed for a serial arrangement wherein a plurality of serial words in registers 412 and 417 may be processed with a single multiplier circuit 419 in sequential or serial form to update a plurality of output signal samples shifted between stages 420-421 in sequential serial form; the communication paths shown in FIG. 4 may also represent parallel signal communication paths or may represent combinations of serial and parallel communication paths. Further, sets of parallel processors such as parallel multipliers 419 may be provided for processing parallel signals in parallel signal paths.
The arrangement discussed with reference to FIG. 6D may also be implemented with a CCD register embodiment. For example, trace signal T may be processed with an operational amplifier 623 to provide input signal samples TL. Sample device 624 may be a well known sample-and-hold circuit as discussed with reference to sample-and-hold 777 (FIG. 7E). Alternately, sample circuit 624 may be eliminated. P-ROM 625 may store single-bit digital signal samples for gating trace signal sample TL in response to a one-state pilot signal sample and for not gating trace signal sample TL in response to a zero-state pilot signal sample from P-ROM 625. Product circuit 626 may be a single FET switch as discussed with reference to FIG. 4 above for either gating or not gating the input analog trace signal samples to be summed into the output signal sample memory. Z-RAM 614 and Z-counter 613 may be replaced with a CCD memory for storing analog signal samples from product circuit 626 as discussed for a CCD embodiment with reference to FIG. 4 above and as discussed for compositor 903 with reference to FIG. 6E above. Digital detector circuits 643 and 645 have been discussed as digital detectors with reference to FIG. 6D. Alternately, detectors 643 and 645 may be implemented as analog detectors such as Schmidt triggers or other analog threshold detectors for an analog output signal sample embodiment. Control circuitry including compositor control 632, one-shot 651, counters 616-619, decoder 622, and decoder 628 which have been discussed above for a digital embodiment but may also be used in conjunction with the analog or hybrid CCD memory embodiment.
A hybrid correlator embodiment has been discussed above with reference to FIGS. 4 and 6D, wherein the term hybrid correlator is herein intended to mean a correlator that provides correlation between a first signal having a plurality of digital signal samples and a second signal having a plurality of analog signal samples processed with a hybrid multiplier such as multiplier 419 (FIG. 4) and multiplier 626 (FIG. 6D). In the hybrid embodiments discussed above, the digital signal samples were assumed to be pilot signal samples and the analog signal samples were assumed to be trace signal samples. Alternately, the digital signal samples may be trace signal samples and the analog signal samples may be the pilot signal samples. For simplicity of discussion, the digital signal samples have assumed to be single-bit digital signal samples and hybrid multiplier 419 (FIG. 4) and 626 (FIG. 6) has been assumed to be single-bit hybrid multipliers such as a single FET switch. In an alternate embodiment, the digital signal samples may be multi-bit digital signal samples such as 4-bit digital signal samples and hybrid multiplier 419 (FIG. 4) and 626 (FIG. 6) may be a multiplying digital-to-analog (DAC) converter such as multiplying DAC 933 (FIG. 9J) or may be other well known multiplying DAC circuits.
For the CCD correlator arrangement discussed with reference to FIG. 6D, the Z-store may be a CCD shift register being shifted under control of clock C2 as gated by composite signal COM and correlate enable signal Lm through OR-gate 629. Although Z-store has been discussed for a Z-RAM 614 with reference to FIG. 6D, replacement of Z-RAM 614 with a CCD shift register under control of the clock signal from gate 629 permits use of a CCD memory in the arrangement shown in FIG. 6D. Further, Z-counter 613 may be eliminated, wherein output signals ZK from a CCD Z-store may be recirculated and summed with analog product signal from analog multiplier 626 and analog gate 627. In this CCD compositor embodiment, CCD shift registers are not random access devices and therefore cannot be instantaneously synchronized with an input sync signal to gate 638. Therefore, it may be desirable to discontinue recirculation of the CCD shift register after completion of compositing and correlation operations under control of the Lm and COM signals to OR-gate 629. Therefore, Z-store implemented with a CCD shift register may be maintained in a static state except when compositing and correlating. As is well known in the art, a shift register such as a CCD shift register is a sequential access device under control of a clock signal, wherein accessing may not be performed in response to an address on a random access basis is discussed for Z-RAM 614 operating in response to K-addresses from K-counter 619. Therefore, K-counter 619 may not be required for accessing the Z-store but may be used primarily for initiating another load of J-counter 627 with the Jo-parameter and K-counter 619 with a zero-state or other initial condition with signal Km through NOR gate 621.
References
Technology associated with implementation of the system of the present invention is well known in the art such as with circuit design, logical design, and monolithic design. Further, prior art systems provide background for the system of the present invention. Still further, issued patents define well-known methods and arrangements. References are provided herein to prior art documents, systems, and patents; wherein the documents listed herein and documents listed therein are incorporated herein by reference.
Documents on circuit design include:
1. METHODS FOR SOLVING ENGINEERING PROBLEMS USING ANALOG COMPUTERS by Levine for McGraw Hill (1964);
2. ANALOG COMPUTERS by Korn and Korn; and
3. JUNCTION TRANSISTOR ELECTRONICS by Hurley for John Wiley & Sons (1958).
Documents on logical design include:
1. DIGITAL COMPUTER DESIGN FUNDAMENTALS by Chu for McGraw Hill (1962);
2. DIGITAL COMPUTER DESIGN by Brau for Academic Press (1963); and
3. THE TTL DATA BOOK by Texas Instruments Inc. (1973).
Documents on CCDs include:
1. CHARGE-COUPLED DEVICES AND APPLICATIONS by Carnes and Kosonocky for Solid State Engineering Magazine (April 1974);
2. CHARGE-COUPLED SEMICONDUCTOR DEVICES by Boyle and Smith for the Bell System Technical Journal (1970); and
3. EXPERIMENTAL VERIFICATION OF THE CHARGE COUPLED DEVICE CONCEPT by Amelio for the Bell System Technical Journal (April 1970).
Documents on digital filtering include A CURRENT DISTRIBUTION FOR BROADSIDE ARRAYS WHICH OPTIMIZES THE RELATIONSHIP BETWEEN BEAM WIDTH AND SIDE-LOBE LEVEL by Dolph in the Proceedings of the IRE on Waves and Electrons (June 1946).
General Considerations
The system of the present invention is intended to be generally applicable to the fields of signal processing, data processing, and filtering. Although the present system may be described with a preferred embodiment such as a correlator digital filter in a geophysical application, descriptions are intended to be merely exemplary of the broad scope of the present invention. For example, the correlator processor is intended to generally exemplify digital filters or signal processing arrangements having broad scope. The geophysical application is intended to exemplify a broad range of signal processing and data processing applications including radar, underwater acoustics, medical diagnostics, equipment diagnostics, and a broad range of other applications. The discussions relative to a correlator data processor are intended to exemplify generalized data processing arrangements including a convolution processor, a deconvolution processor, and a Fourier transform processor.
A signal compensation arrangement using a reference signal has been described with reference to FIG. 6 in the embodiment of a memory system. It is herein intended that this memory system be exemplary of general signal compensation arrangements such as for telemetry systems, data acquisition systems, signal processing systems, and servo systems.
Memory and signal processing arrangements have herein been described in the embodiment of CCD arrangements. It is herein intended that these CCD arrangements be exemplary of general componentry such as bipolar, MOS, etc; various structures such as monolithic and discrete structures; and general technologies such as electronic, magnetostrictive, sonic, surface acoustic wave (SAW), magnetic, etc. For example, magnetic tape and disk, magnetostrictive, SAW, and other memory technologies conventionally store digital bits but can also store analog samples. Therefore, these conventional digital memory devices may be used as analog or hybrid memory devices in accordance with the teachings of the present invention as described for the preferred embodiment of a CCD analog or hybrid memory.
Refresh arrangements have been described in the embodiment of a memory system. It is herein intended that this refresh arrangement be exemplary of general signal processing arrangements.
A memory refresh arrangement has been described with a separate analog reference arrangement such as with the signals REF and GND (FIG. 6). Alternately, reference signals may be input as digital signals together with data signals 938C to logic 940 to generate input signals 938B to DAC 933 (FIG. 6C). For example, a digital scale factor signal and a digital bias signal may be multiplexed or combined with input signals 938C and subsequently stored in memory 932 as analog signals 949; where such digital input reference signals will be stored in memory 932 being degraded with errors of other circuits such as DAC 933; thereby permitting compensation of errors in addition to CCD memory errors.
Another feature of the present invention is the use of CCDs in a servo system such as use of the CCD arrangements of the present invention in the servo system of parent applications Ser. No. 101,881; Ser. No. 134,958; Ser. No. 135,040; and Ser. No. 302,771.
The analog ROM of the present invention may be used in a hybrid memory arrangement or in an analog memory arrangement. A hybrid memory arrangement for storing digital information in analog form has been discussed with reference to FIG. 6. An analog memory arrangement may be used in an analog signal processor such as an analog beamformer or a correlator or may output analog signals to other devices such as outputting analog sound samples to a sound transducer. Such hybrid and analog arrangements may be operated under digital control such as with the arrangements discussed with reference to FIG. 6.
The arrangement of the present invention has been discussed for an embodiment using a specific reference signal. It is herein intended that this arrangement be exemplary of any arrangement that stores extra data, or redundant data, or other data for the purpose of error compensation, or error correction, or improved precision, or other related purposes.
For convenience of description, various arrangements such as a plurality of data processor arrangements have been described relative to the serial CCD memory arrangement of the present invention. It is herein intended that any reference to a serial memory shall also imply a random access memory, a parallel memory, and any other type of architecture that may be implemented in accordance with the features of the present invention. It is further intended that any reference to a CCD memory imply other types of memories such as magnetostrictive delay line memories, magnetic memories, cryogenic memories, integrated circuit memories, optical memories or other types of memories that may be used in accordance with the teachings of the present invention.
In accordance with the memory arrangements of the present invention, a preferred embodiment may be implemented using the same technologies for implementing both memory and logic circuits. For example, CCD technology is a MOS FET technology and MOS FET computers are also well known in the art. Therefore, a CCD memory and a MOS FET data processor may be constructed using similar technologies on a single monolithic integrated circuit chip.
Components have been shown in the figures in simplified schematic form to more easily exemplify the present invention, wherein circuit design is a well-known art and wherein use of such components are well known in the art. Further, many alternate circuit embodiments and component types may be used to implement the discussed embodiments. For example, FETs 917 and 918 (FIG. 6A) can be implemented with any well-known switches including electronic switches such as FETs and bipolar transistors and even mechanical switches such as relays. Further, improved capabilities may be obtained by higher levels of integration. For example, FETs 917 and 918 may be manufactured as part of CCD 920 (FIG. 6A) to provide the combined capabilities of demodulation, filtering, and multiplexing with monolithic circuits.
The system of the present invention is intended to have a broad scope wherein a memory and a signal processing system are intended to exemplify generalized arrangements for storing signals, processing signals and transferring signals; FFT and correlator processors are intended to exemplify generalized filtering or processing arrangements; and other such devices are intended to exemplify generalized arrangements.
The term signal is herein intended to include electrical signals, charge signals, current signals, acoustic signals, illumination signals, magnetostrictive signals, sonic signals, magnetic signals, and other known signals which may be sensed such as with a transducer and which may be processed such as with a filter.
The various features of the present invention have been discussed separately or in particular combinations for simplicity of presentation. Advantages may be obtained by combining or recombining various separately described features or combined features respectively of the present invention. Therefore, it is herein intended that features of the present invention that may be described separately or in particular combinations may be grouped together and recombined in different combinations.
From the above description it will be apparent that there is thus provided a device of the character described possessing the particular features of advantage before enumerated as desireable, but which obviously is susceptible to modification in it's form, method, mechanization, operation, detailed construction and arrangement of parts without departing from the principles involved or sacrificing any of its advantages.
While in order to comply with the statute, the invention has been described in language more or less specific as to structural features, it is to be understood that the invention is not limited to the specific features shown, but that the means, method, and construction herein disclosed comprise the preferred form of several modes of putting the invention into effect, and the invention is, therefore, claimed in any of its forms or modifications within the legitimate and valid scope of the appended claims.

Claims (27)

What I claim is:
1. A non-volatile memory system comprising:
means for storing analog information in non-volatile form; wherein said storing means includes a plurality of electrodes and wherein each electrode of said plurality of electrodes includes electrode area means for storing the analog information in a dimensional characteristic of an electrode related to the analog information stored therein;
means for generating an analog charge signal for each of said plurality of electrodes proportional to the area of the respective electrode; and
charge transfer means for generating an analog output signal in response to the analog charge signal.
2. The system as set forth in claim 1 above, wherein said charge signal generating means includes means for generating the charge signal in response to thermally generated charge from said fixed information storing means.
3. The system as set forth in claim 1 above, further comprising means for generating a charging control signal; wherein said charge signal generating means includes means for accumulating the charge in response to the charging control signal.
4. The system as set forth in claim 1 above, wherein said charge transfer means includes a CCD shift register for generating the analog output signal as a sequence of output signal components in response to the charge signal for each of said plurality of electrodes generated with said analog charge signal generating means.
5. The system as set forth in claim 1 above, further comprising a stored program data processor for generating processed information in response to a program included in the analog information stored in said storing means.
6. The system as set forth in claim 1 above, further comprising a stored program computer for processing information in response to a program included in the analog output signal from said charge transfer means.
7. The stored program computer as set forth in claim 6 above, further comprising means for converting the analog output signal from said charge transfer means to a digital output signal and means for executing the program in response to the digital output signal to perform said processing of information.
8. The system as set forth in claim 1 above, wherein said charge transfer means includes an analog filter processor for generating the analog output signal in response to filter processing of the analog charge signal from said analog charge signal generating means.
9. The system as set forth in claim 1 above, further comprising an analog to digital converter for generating a digital output signal in response to the analog output signal generated with said charge transfer means.
10. A memory system comprising:
input means for generating an input signal;
storing means for storing analog informatin in non-volatile form;
means for generating an analog charge signal in response to the analog information stored with said storing means;
mode means for generating a plurality of mode signals, said plurality of mode signals including an input mode signal and a stored mode signal;
charge transfer means for storing signals in charge signal form, wherein said charge transfer means includes means for storing the input signal from said input means in response to the input mode signal generated with said mode means and includes means for storing the analog charge signal generated with said analog charge signal generating means in response to the stored mode signal generated with said mode means.
11. A correlator system comprising:
input means for generating an input signal;
a non-volatile memory for storing non-volatile analog information in non-volatile form;
means for generating an analog charge signal in response to the non-volatile analog information stored with said memory; and
correlating means for generating a correlation output signal in response to correlation of the input signal generated with said input means and the analog charge signal generated with said analog charge signal generating means.
12. The system as set forth in claim 11 above, further comprising:
alterable storing means for storing the input signal generated with said input means;
converter means for generating a digital signal in response to the analog charge signal from said analog charge signal generating means; and
hybrid means included in said correlating means for generating the correlation output signal in response to correlation of the input signal generated with said input means and the digital signal from said converter means to generate the correlation output signal in analog signal form.
13. The system as set forth in claim 11 above, wherein said input means includes a stored program digital computer for generating the input signal as a digital input signal and wherein said non-volatile memory is an analog read only memory for storing the non-volatile information in read only memory form; said system further comprising output means for providing the correlation output signal from said correlating means to said stored program digital computer.
14. A Fourier filter system comprising:
input means for generating a time-related input signal;
storing means for storing analog information in non-volatile form;
means for generating an analog charge signal in response to the non-volatile analog information stored with said storing means; and
Fourier filter means for providing a frequency related filtered output signal in response to the analog charge signal generated with said analog charge signal generating means in response to the time-related input signal generated with said input means.
15. The system as set forth in claim 14 above, wherein the time-related input signal is a digital time-related input signal and wherein said Fourier filter means includes means for providing a digital output signal in response to the analog charge signal from said analog charge signal generating means and in response to the digital time-related input signal from said input means.
16. A memory system comprising:
means for storing non-volatile analog information in the form of different dimensional electrode areas;
means for providing an analog output signal, proportional to electrode area in response to the non-volatile analog information stored with said storing means; and
means for providing a digital output signal in response to the analog output signal provided with said analog output signal providing means.
17. The system as set forth in claim 16 above, wherein said storing means includes an analog read only memory for storing a computer program, wherein the analog output signal from said analog output signal providing means includes computer program information, and wherein said digital output signal from said digital output signal providing means includes computer program information; said system further comprising a stored program digital computer for processing digital information in response to the computer program information-related digital output signal.
18. The system as set forth in claim 16 above, wherein said storing means is a charge storing means for storing charge proportional to electrode area information.
19. The system as set forth in claim 16 above, wherein said output signal providing means includes correlator means for providing the analog output signal as a correlation analog output signal.
20. The system as set forth in claim 16 above, further comprising transform processor means for generating transform processed information in response to the digital output signal.
21. An analog correlator system comprising:
input means for generating an input signal;
storing means for storing fixed analog reference information;
means for providing an analog reference signal in response to the fixed analog reference information stored with said storing means;
correlation means for correlating the analog reference signal provided by said analog reference signal providing means with the input signal generated with said input means; and
means for providing digital correlation information in response to the correlation with said correlation means.
22. The system as set forth in claim 21 above, wherein said input means includes a stored program digital computer for generating the input signal as a digital input signal and wherein said storing means is an analog read only memory for storing the fixed analog reference information in read only memory form; said system further comprising output means for providing the digital correlation information from said digital correlation information providing means to said stored program digital computer.
23. A CTD read only memory system comprising:
analog CTD storing means for storing a computer program in analog read only information form;
analog CTD output means for generating an analog program-related output signal in response to the computer program analog information stored in said analog storing means;
converter means for generating a digital program-related output signal in response to the analog program-related output signal generated with said analog CTD output means; and
a stored program computer for processing digital information in response to the digital program-related output signal generated with said converter means.
24. The system as set forth in claim 23 above, wherein said analog storing means includes means for storing the computer program in the form of electrode dimensions.
25. The system as set forth in claim 23 above, wherein said analog storing means includes means for storing analog operand information; said system further comprising correlation processor means for generating a correlation output signal in response to the analog operand information stored in said analog storing means, wherein said computer includes means for processing the correlation output signal generated with said correlation processor in response to the digital program-related output signal generated with said converter means.
26. The system as set forth in claim 23 above, wherein said analog read only information stored in said analog storing means is stored in electrode area form.
27. The system as set forth in claim 23 above, wherein said stored program computer includes an alterable CCD storing means for storing alterable information in response to digital information processed with said stored program computer.
US05/812,285 1969-11-24 1977-07-01 Analog read only memory Expired - Lifetime US4371953A (en)

Priority Applications (13)

Application Number Priority Date Filing Date Title
US05/812,285 US4371953A (en) 1970-12-28 1977-07-01 Analog read only memory
US06425136 US4739396C1 (en) 1970-12-28 1982-09-27 Projection display system
US06/849,071 US5053983A (en) 1971-04-19 1986-04-04 Filter system having an adaptive control for updating filter samples
US07/084,718 US4944036A (en) 1970-12-28 1987-08-10 Signature filter system
US07/191,669 US5168456A (en) 1970-12-28 1988-05-09 Incremental frequency domain correlator
US07/515,881 US5432526A (en) 1970-12-28 1990-04-27 Liquid crystal display having conductive cooling
US07/515,886 US5398041A (en) 1970-12-28 1990-04-27 Colored liquid crystal display having cooling
US07/517,005 US5602999A (en) 1970-12-28 1990-04-30 Memory system having a plurality of memories, a plurality of detector circuits, and a delay circuit
US07/506,642 US5615380A (en) 1969-11-24 1991-04-09 Integrated circuit computer system having a keyboard input and a sound output
US08/254,818 US5619445A (en) 1970-12-28 1994-06-06 Analog memory system having a frequency domain transform processor
US08/283,374 US5566103A (en) 1970-12-28 1994-08-01 Optical system having an analog image memory, an analog refresh circuit, and analog converters
US08/434,139 US5615142A (en) 1970-12-28 1995-05-02 Analog memory system storing and communicating frequency domain information
US08/471,596 US5625583A (en) 1970-12-28 1995-06-06 Analog memory system having an integrated circuit frequency domain processor

Applications Claiming Priority (16)

Application Number Priority Date Filing Date Title
US10188170A 1970-09-28 1970-09-28
US13504071A 1971-04-19 1971-04-19
US05/232,459 US4370720A (en) 1970-12-28 1972-03-07 Coordinate rotation for numerical control system
US00229213A US3820894A (en) 1970-12-28 1972-04-13 Apparatus and method for producing high registration photo masks
US05/288,247 US4121284A (en) 1972-09-11 1972-09-11 Computerized system for operator interaction
US05/291,394 US4396976A (en) 1972-09-11 1972-09-22 System for interfacing a computer to a machine
US05/325,933 US4016540A (en) 1970-12-28 1973-01-22 Apparatus and method for providing interactive audio communication
US05/325,941 US4060848A (en) 1970-12-28 1973-01-22 Electronic calculator system having audio messages for operator interaction
US05/366,714 US3986022A (en) 1973-06-04 1973-06-04 Illumination control system
US06/476,743 US4364110A (en) 1970-12-28 1974-06-05 Computerized machine control system
US05/490,816 US4209853A (en) 1974-07-22 1974-07-22 Holographic system for object location and identification
US05/522,559 US4209852A (en) 1974-11-11 1974-11-11 Signal processing and memory arrangement
US05/550,231 US4209843A (en) 1975-02-14 1975-02-14 Method and apparatus for signal enhancement with improved digital filtering
US75224076A 1976-12-20 1976-12-20
US05/801,879 US4144582A (en) 1970-12-28 1977-05-31 Voice signal processing system
US05/812,285 US4371953A (en) 1970-12-28 1977-07-01 Analog read only memory

Related Parent Applications (23)

Application Number Title Priority Date Filing Date
US10188170A Continuation-In-Part 1969-11-24 1970-09-28
US13495871A Continuation-In-Part 1969-11-24 1971-04-19
US13504071A Continuation-In-Part 1969-11-24 1971-04-19
US05/230,872 Continuation-In-Part US4531182A (en) 1969-11-24 1972-03-01 Machine control system operating from remote commands
US05/232,459 Continuation-In-Part US4370720A (en) 1969-11-24 1972-03-07 Coordinate rotation for numerical control system
US00229213A Continuation-In-Part US3820894A (en) 1969-11-24 1972-04-13 Apparatus and method for producing high registration photo masks
US24686772A Continuation-In-Part 1969-11-24 1972-04-24
US05/288,247 Continuation-In-Part US4121284A (en) 1969-11-24 1972-09-11 Computerized system for operator interaction
US05/291,394 Continuation-In-Part US4396976A (en) 1969-11-24 1972-09-22 System for interfacing a computer to a machine
US30277172A Continuation-In-Part 1969-11-24 1972-11-01
US05/325,941 Continuation-In-Part US4060848A (en) 1969-11-24 1973-01-22 Electronic calculator system having audio messages for operator interaction
US05/325,933 Continuation-In-Part US4016540A (en) 1969-11-24 1973-01-22 Apparatus and method for providing interactive audio communication
US05/366,714 Continuation-In-Part US3986022A (en) 1969-11-24 1973-06-04 Illumination control system
US06/476,743 Continuation-In-Part US4364110A (en) 1969-11-24 1974-06-05 Computerized machine control system
US05/490,816 Continuation-In-Part US4209853A (en) 1969-11-24 1974-07-22 Holographic system for object location and identification
US05/522,559 Continuation-In-Part US4209852A (en) 1969-11-24 1974-11-11 Signal processing and memory arrangement
US05/550,231 Continuation-In-Part US4209843A (en) 1969-11-24 1975-02-14 Method and apparatus for signal enhancement with improved digital filtering
US72733076A Continuation-In-Part 1969-11-24 1976-09-27
US73075676A Continuation-In-Part 1969-11-24 1976-10-07
US75224076A Continuation-In-Part 1969-11-24 1976-12-20
US05/754,660 Continuation-In-Part US4486850A (en) 1969-11-24 1976-12-27 Incremental digital filter
US05/801,879 Continuation-In-Part US4144582A (en) 1969-11-24 1977-05-31 Voice signal processing system
US06/844,765 Continuation-In-Part US4523290A (en) 1969-11-24 1977-10-25 Data processor architecture

Related Child Applications (15)

Application Number Title Priority Date Filing Date
US05/754,660 Continuation-In-Part US4486850A (en) 1969-11-24 1976-12-27 Incremental digital filter
US06/844,765 Continuation-In-Part US4523290A (en) 1969-11-24 1977-10-25 Data processor architecture
US86027777A Continuation-In-Part 1969-11-24 1977-12-13
US05/860,278 Continuation-In-Part US4471385A (en) 1970-12-28 1977-12-13 Electro-optical illumination control system
US05/889,301 Continuation-In-Part US4322819A (en) 1969-11-24 1978-03-23 Memory system having servo compensation
US05/160,872 Continuation-In-Part US4491930A (en) 1970-12-28 1980-06-19 Memory system using filterable signals
US06/160,871 Continuation-In-Part US4445189A (en) 1970-12-28 1980-06-19 Analog memory for storing digital information
US06/342,579 Continuation-In-Part US4870559A (en) 1969-11-24 1982-01-25 Intelligent transducer
US06425136 Continuation-In-Part US4739396C1 (en) 1970-12-28 1982-09-27 Projection display system
US06/425,731 Continuation-In-Part US4581715A (en) 1970-12-28 1982-09-28 Fourier transform processor
US07/084,718 Continuation-In-Part US4944036A (en) 1970-12-28 1987-08-10 Signature filter system
US07/515,886 Continuation-In-Part US5398041A (en) 1970-12-28 1990-04-27 Colored liquid crystal display having cooling
US16087190A Continuation-In-Part 1970-12-28 1990-06-19
US08/434,139 Continuation US5615142A (en) 1970-12-28 1995-05-02 Analog memory system storing and communicating frequency domain information
US08/471,596 Continuation US5625583A (en) 1970-12-28 1995-06-06 Analog memory system having an integrated circuit frequency domain processor

Publications (1)

Publication Number Publication Date
US4371953A true US4371953A (en) 1983-02-01

Family

ID=27585805

Family Applications (1)

Application Number Title Priority Date Filing Date
US05/812,285 Expired - Lifetime US4371953A (en) 1969-11-24 1977-07-01 Analog read only memory

Country Status (1)

Country Link
US (1) US4371953A (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5191400A (en) * 1991-08-21 1993-03-02 Westinghouse Electric Corp. Linear acoustic charge transport circuit
US5339275A (en) * 1970-12-28 1994-08-16 Hyatt Gilbert P Analog memory system
US5566103A (en) * 1970-12-28 1996-10-15 Hyatt; Gilbert P. Optical system having an analog image memory, an analog refresh circuit, and analog converters
US5615142A (en) * 1970-12-28 1997-03-25 Hyatt; Gilbert P. Analog memory system storing and communicating frequency domain information
US5619445A (en) * 1970-12-28 1997-04-08 Hyatt; Gilbert P. Analog memory system having a frequency domain transform processor
US6466677B1 (en) 1994-05-24 2002-10-15 Thomas A. Bush Cordless digital audio headphone
US20050276369A1 (en) * 2004-05-20 2005-12-15 Kohei Mutaguchi Shift register and electronic device using the same
US20060227814A1 (en) * 2005-04-08 2006-10-12 Ibiquity Digital Corporation Method for alignment of analog and digital audio in a hybrid radio waveform
WO2007045107A1 (en) * 2005-10-19 2007-04-26 Mesa Imaging Ag Device and method for the demodulation of modulated electric signals
US20070265355A1 (en) * 2006-02-17 2007-11-15 Benz Michael E Polyketal polymers, and methods of making and using same
CN108778843A (en) * 2016-03-30 2018-11-09 通用汽车环球科技运作公司 Method of controlling operation thereof for Vehicle Information System

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3584209A (en) * 1969-04-21 1971-06-08 Us Navy Integrating analog memory
US3654499A (en) * 1970-06-24 1972-04-04 Bell Telephone Labor Inc Charge coupled memory with storage sites
US3810126A (en) * 1972-12-29 1974-05-07 Gen Electric Recirculation mode analog bucket-brigade memory system
US3876997A (en) * 1973-10-31 1975-04-08 Westinghouse Electric Corp Analog data acquisition system
US3903543A (en) * 1974-01-16 1975-09-02 Bell Telephone Labor Inc Charge transfer device decoder and compander
US4034199A (en) * 1974-09-17 1977-07-05 Westinghouse Electric Corporation Programmable analog transversal filter
US4084257A (en) * 1977-05-19 1978-04-11 General Electric Company Signal processing apparatus

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3584209A (en) * 1969-04-21 1971-06-08 Us Navy Integrating analog memory
US3654499A (en) * 1970-06-24 1972-04-04 Bell Telephone Labor Inc Charge coupled memory with storage sites
US3810126A (en) * 1972-12-29 1974-05-07 Gen Electric Recirculation mode analog bucket-brigade memory system
US3876997A (en) * 1973-10-31 1975-04-08 Westinghouse Electric Corp Analog data acquisition system
US3903543A (en) * 1974-01-16 1975-09-02 Bell Telephone Labor Inc Charge transfer device decoder and compander
US4034199A (en) * 1974-09-17 1977-07-05 Westinghouse Electric Corporation Programmable analog transversal filter
US4084257A (en) * 1977-05-19 1978-04-11 General Electric Company Signal processing apparatus

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
Broun et al., Analog Capacitance ROM with IGFET Bucket-Brigade Shift Register, IEEE Jour. of Solid State Circuits, vol. SC-10, No. 1, pp. 55-59, Feb. 1975. *
Butler et al., Charge-Transfer Analog Memories for Radar and ECM Systems, IEEE Transactions on Electron Devices, vol. ED-23, No. 2, 2/76, pp. 161-168. *
Parrish et al., Implications of Charge-Coupled Devices for Pattern Recognition, IEEE Transactions on Computers, 11/76, pp. 1146-1152. *

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5339275A (en) * 1970-12-28 1994-08-16 Hyatt Gilbert P Analog memory system
US5566103A (en) * 1970-12-28 1996-10-15 Hyatt; Gilbert P. Optical system having an analog image memory, an analog refresh circuit, and analog converters
US5615142A (en) * 1970-12-28 1997-03-25 Hyatt; Gilbert P. Analog memory system storing and communicating frequency domain information
US5619445A (en) * 1970-12-28 1997-04-08 Hyatt; Gilbert P. Analog memory system having a frequency domain transform processor
US5625583A (en) * 1970-12-28 1997-04-29 Hyatt; Gilbert P. Analog memory system having an integrated circuit frequency domain processor
US5191400A (en) * 1991-08-21 1993-03-02 Westinghouse Electric Corp. Linear acoustic charge transport circuit
US7146199B2 (en) 1994-05-24 2006-12-05 Thomas Bush Cordless digital audio headphone
US6466677B1 (en) 1994-05-24 2002-10-15 Thomas A. Bush Cordless digital audio headphone
US20020187757A1 (en) * 1994-05-24 2002-12-12 Thomas Bush Cordless digital audio headphone
US20050276369A1 (en) * 2004-05-20 2005-12-15 Kohei Mutaguchi Shift register and electronic device using the same
US7245690B2 (en) 2004-05-20 2007-07-17 Semiconductor Energy Laboratory Co., Ltd. Shift register and electronic device using the same
US20060227814A1 (en) * 2005-04-08 2006-10-12 Ibiquity Digital Corporation Method for alignment of analog and digital audio in a hybrid radio waveform
US8027419B2 (en) * 2005-04-08 2011-09-27 Ibiquity Digital Corporation Method for alignment of analog and digital audio in a hybrid radio waveform
WO2007045107A1 (en) * 2005-10-19 2007-04-26 Mesa Imaging Ag Device and method for the demodulation of modulated electric signals
US20080247033A1 (en) * 2005-10-19 2008-10-09 Mesa Imaging Ag Device and Method for the Demodulation of Modulated Electric Signals
US7671671B2 (en) 2005-10-19 2010-03-02 Mesa Imaging Ag Device and method for the demodulation of modulated electric signals
US20070265355A1 (en) * 2006-02-17 2007-11-15 Benz Michael E Polyketal polymers, and methods of making and using same
CN108778843A (en) * 2016-03-30 2018-11-09 通用汽车环球科技运作公司 Method of controlling operation thereof for Vehicle Information System

Similar Documents

Publication Publication Date Title
US5625583A (en) Analog memory system having an integrated circuit frequency domain processor
US4910706A (en) Analog memory for storing digital information
US5339275A (en) Analog memory system
US4209852A (en) Signal processing and memory arrangement
US4322819A (en) Memory system having servo compensation
US4445189A (en) Analog memory for storing digital information
US4209853A (en) Holographic system for object location and identification
US4371953A (en) Analog read only memory
US4944036A (en) Signature filter system
US4209843A (en) Method and apparatus for signal enhancement with improved digital filtering
US5157689A (en) GOLD code generating device in a spread spectrum communication device
EP0003182A2 (en) Method of and apparatus for enabling different parts of an input television signal to be made available simultaneously,and television standards converter incorporating said apparatus
US4796095A (en) Method of generating image scanning clock signals in optical scanning apparatus
JPS61277254A (en) Picture reader
US4523290A (en) Data processor architecture
US4721905A (en) Digital phase meter circuit
US5566103A (en) Optical system having an analog image memory, an analog refresh circuit, and analog converters
US5014137A (en) Method of generating an image scanning clock signal for an optical scanning device by selecting one of a plurality of out-of-phase clock signals
US4679176A (en) Ultrasonic receiving apparatus
US5615142A (en) Analog memory system storing and communicating frequency domain information
US3219934A (en) Frequency conversion system
US3159840A (en) Pattern sensitivity compensation in high pulse density recording
US4959998A (en) Ultrasonic imaging apparatus
US5168456A (en) Incremental frequency domain correlator
JP2994030B2 (en) Digital range correlator

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE