US4433412A - Method and apparatus for testing and verifying the operability of register based state machine apparatus - Google Patents
Method and apparatus for testing and verifying the operability of register based state machine apparatus Download PDFInfo
- Publication number
- US4433412A US4433412A US06/264,179 US26417981A US4433412A US 4433412 A US4433412 A US 4433412A US 26417981 A US26417981 A US 26417981A US 4433412 A US4433412 A US 4433412A
- Authority
- US
- United States
- Prior art keywords
- register
- address
- rom
- serial
- register means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0763—Error or fault detection not based on redundancy by bit configuration check, e.g. of formats or tags
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/264,179 US4433412A (en) | 1981-05-15 | 1981-05-15 | Method and apparatus for testing and verifying the operability of register based state machine apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/264,179 US4433412A (en) | 1981-05-15 | 1981-05-15 | Method and apparatus for testing and verifying the operability of register based state machine apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
US4433412A true US4433412A (en) | 1984-02-21 |
Family
ID=23004939
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06/264,179 Expired - Lifetime US4433412A (en) | 1981-05-15 | 1981-05-15 | Method and apparatus for testing and verifying the operability of register based state machine apparatus |
Country Status (1)
Country | Link |
---|---|
US (1) | US4433412A (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4553236A (en) * | 1983-01-25 | 1985-11-12 | Storage Technology Partners | System for detecting and correcting errors in a CMOS computer system |
US4581738A (en) * | 1983-10-06 | 1986-04-08 | Honeywell Information Systems Inc. | Test and maintenance method and apparatus for a data processing system |
US4590550A (en) * | 1983-06-29 | 1986-05-20 | International Business Machines Corporation | Internally distributed monitoring system |
US4598401A (en) * | 1984-05-03 | 1986-07-01 | Siemens Corporate Research & Support, Inc. | Circuit testing apparatus employing signature analysis |
US4601033A (en) * | 1984-01-16 | 1986-07-15 | Siemens Corporate Research & Suppport, Inc. | Circuit testing apparatus employing signature analysis |
US4601032A (en) * | 1983-10-17 | 1986-07-15 | Cirrus Computers Ltd. | Test-generation system for digital circuits |
US4606024A (en) * | 1982-12-20 | 1986-08-12 | At&T Bell Laboratories | Hierarchical diagnostic testing arrangement for a data processing system having operationally interdependent circuit boards |
US4607366A (en) * | 1982-11-09 | 1986-08-19 | Siemens Aktiengesellschaft | Apparatus for testing a highly-integrated, microprogram-controlled electronic component |
US4691316A (en) * | 1985-02-14 | 1987-09-01 | Support Technologies, Inc. | ROM emulator for diagnostic tester |
US4707833A (en) * | 1984-04-19 | 1987-11-17 | Kabushiki Kaisha Toshiba | Fault-compensating digital information transfer apparatus |
US4878168A (en) * | 1984-03-30 | 1989-10-31 | International Business Machines Corporation | Bidirectional serial test bus device adapted for control processing unit using parallel information transfer bus |
US5155829A (en) * | 1986-01-21 | 1992-10-13 | Harry M. Weiss | Memory system and method for protecting the contents of a ROM type memory |
US5778251A (en) * | 1994-09-20 | 1998-07-07 | Fujitsu Limited | State machine in which subsequent state can be directly inputted externally and transition can be stopped retaining the current state |
US6266626B1 (en) * | 1998-07-03 | 2001-07-24 | Mitsubishi Denki Kabushiki Kaisha | ROM data verification circuit |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3439343A (en) * | 1966-07-12 | 1969-04-15 | Singer General Precision | Computer memory testing system |
US3562711A (en) * | 1968-07-16 | 1971-02-09 | Ibm | Apparatus for detecting circuit malfunctions |
US3579199A (en) * | 1969-02-03 | 1971-05-18 | Gen Motors Corp | Method and apparatus for fault testing a digital computer memory |
US3924181A (en) * | 1973-10-16 | 1975-12-02 | Hughes Aircraft Co | Test circuitry employing a cyclic code generator |
US3961252A (en) * | 1974-12-20 | 1976-06-01 | International Business Machines Corporation | Testing embedded arrays |
US4034195A (en) * | 1975-01-22 | 1977-07-05 | Phillips Petroleum Company | Test apparatus and method |
US4176780A (en) * | 1977-12-06 | 1979-12-04 | Ncr Corporation | Method and apparatus for testing printed circuit boards |
US4243937A (en) * | 1979-04-06 | 1981-01-06 | General Instrument Corporation | Microelectronic device and method for testing same |
US4312067A (en) * | 1978-12-23 | 1982-01-19 | Tokyo Shibaura Denki Kabushiki Kaisha | Function test evaluation apparatus for evaluating a function test of a logic circuit |
US4317200A (en) * | 1978-10-20 | 1982-02-23 | Vlsi Technology Research Association | Method and device for testing a sequential circuit divided into a plurality of partitions |
US4368532A (en) * | 1979-08-01 | 1983-01-11 | Fujitsu Fanuc Limited | Memory checking method |
US4369511A (en) * | 1979-11-21 | 1983-01-18 | Nippon Telegraph & Telephone Public Corp. | Semiconductor memory test equipment |
-
1981
- 1981-05-15 US US06/264,179 patent/US4433412A/en not_active Expired - Lifetime
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3439343A (en) * | 1966-07-12 | 1969-04-15 | Singer General Precision | Computer memory testing system |
US3562711A (en) * | 1968-07-16 | 1971-02-09 | Ibm | Apparatus for detecting circuit malfunctions |
US3579199A (en) * | 1969-02-03 | 1971-05-18 | Gen Motors Corp | Method and apparatus for fault testing a digital computer memory |
US3924181A (en) * | 1973-10-16 | 1975-12-02 | Hughes Aircraft Co | Test circuitry employing a cyclic code generator |
US3961252A (en) * | 1974-12-20 | 1976-06-01 | International Business Machines Corporation | Testing embedded arrays |
US4034195A (en) * | 1975-01-22 | 1977-07-05 | Phillips Petroleum Company | Test apparatus and method |
US4176780A (en) * | 1977-12-06 | 1979-12-04 | Ncr Corporation | Method and apparatus for testing printed circuit boards |
US4317200A (en) * | 1978-10-20 | 1982-02-23 | Vlsi Technology Research Association | Method and device for testing a sequential circuit divided into a plurality of partitions |
US4312067A (en) * | 1978-12-23 | 1982-01-19 | Tokyo Shibaura Denki Kabushiki Kaisha | Function test evaluation apparatus for evaluating a function test of a logic circuit |
US4243937A (en) * | 1979-04-06 | 1981-01-06 | General Instrument Corporation | Microelectronic device and method for testing same |
US4368532A (en) * | 1979-08-01 | 1983-01-11 | Fujitsu Fanuc Limited | Memory checking method |
US4369511A (en) * | 1979-11-21 | 1983-01-18 | Nippon Telegraph & Telephone Public Corp. | Semiconductor memory test equipment |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4607366A (en) * | 1982-11-09 | 1986-08-19 | Siemens Aktiengesellschaft | Apparatus for testing a highly-integrated, microprogram-controlled electronic component |
US4606024A (en) * | 1982-12-20 | 1986-08-12 | At&T Bell Laboratories | Hierarchical diagnostic testing arrangement for a data processing system having operationally interdependent circuit boards |
US4553236A (en) * | 1983-01-25 | 1985-11-12 | Storage Technology Partners | System for detecting and correcting errors in a CMOS computer system |
US4590550A (en) * | 1983-06-29 | 1986-05-20 | International Business Machines Corporation | Internally distributed monitoring system |
US4581738A (en) * | 1983-10-06 | 1986-04-08 | Honeywell Information Systems Inc. | Test and maintenance method and apparatus for a data processing system |
US4601032A (en) * | 1983-10-17 | 1986-07-15 | Cirrus Computers Ltd. | Test-generation system for digital circuits |
US4601033A (en) * | 1984-01-16 | 1986-07-15 | Siemens Corporate Research & Suppport, Inc. | Circuit testing apparatus employing signature analysis |
US4878168A (en) * | 1984-03-30 | 1989-10-31 | International Business Machines Corporation | Bidirectional serial test bus device adapted for control processing unit using parallel information transfer bus |
US4707833A (en) * | 1984-04-19 | 1987-11-17 | Kabushiki Kaisha Toshiba | Fault-compensating digital information transfer apparatus |
US4598401A (en) * | 1984-05-03 | 1986-07-01 | Siemens Corporate Research & Support, Inc. | Circuit testing apparatus employing signature analysis |
US4691316A (en) * | 1985-02-14 | 1987-09-01 | Support Technologies, Inc. | ROM emulator for diagnostic tester |
US5155829A (en) * | 1986-01-21 | 1992-10-13 | Harry M. Weiss | Memory system and method for protecting the contents of a ROM type memory |
US5778251A (en) * | 1994-09-20 | 1998-07-07 | Fujitsu Limited | State machine in which subsequent state can be directly inputted externally and transition can be stopped retaining the current state |
US5983287A (en) * | 1994-09-20 | 1999-11-09 | Fujitsu Limited | Communication terminal having a state machine for automatically starting subsequent control in response to a lock detection signal provided by a PLL (phase lock loop) |
US6202102B1 (en) | 1994-09-20 | 2001-03-13 | Fujitsu Limited | State machine and communication terminal |
US6266626B1 (en) * | 1998-07-03 | 2001-07-24 | Mitsubishi Denki Kabushiki Kaisha | ROM data verification circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5471482A (en) | VLSI embedded RAM test | |
US4167780A (en) | Data processing unit having scan-in and scan-out means | |
US4433412A (en) | Method and apparatus for testing and verifying the operability of register based state machine apparatus | |
EP0287303B1 (en) | Scan test apparatus for digital systems having dynamic random access memory | |
EP0474275B1 (en) | Automatic test equipment system using pin slice architecture | |
JP2590294B2 (en) | Circuit board test system, test vector supply system and generation method | |
US4023142A (en) | Common diagnostic bus for computer systems to enable testing concurrently with normal system operation | |
EP0511752B1 (en) | High-speed integrated circuit testing with JTAG | |
KR890004450B1 (en) | Test vector indexing method & apparatus | |
US4644487A (en) | Method and apparatus for verifying the design of digital electronic components | |
US5475815A (en) | Built-in-self-test scheme for testing multiple memory elements | |
US4555663A (en) | Test pattern generating apparatus | |
EP0447995A2 (en) | Analyzing device for saving semiconductor memory failures | |
US5583787A (en) | Method and data processing system for determining electrical circuit path delays | |
JP3972089B2 (en) | Semiconductor memory test board, test method, and manufacturing method | |
US5515382A (en) | Process for testing the operation of an application specific integrated circuit and application specific integrated circuit relating thereto | |
US5202978A (en) | Self-test circuit of information processor | |
US6219289B1 (en) | Data writing apparatus, data writing method, and tester | |
EP0204130B1 (en) | Apparatus for reducing test data storage requirements for high speed vlsi circuit testing | |
US5983009A (en) | Automatic generation of user definable memory BIST circuitry | |
US5189675A (en) | Self-diagnostic circuit for logic circuit block | |
US20080195907A1 (en) | Circuit Arrangement and Method of Testing an Application Circuit Provided in Said Circuit Arrangement | |
US6536020B2 (en) | Efficient generation of optimum test data | |
EP0461714B1 (en) | Method of controlling a self-test in a data processing system and data processing system suitable for this method | |
US4441182A (en) | Repetitious logic state signal generation apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ROCKWELL INTERNATIONAL CORPORARTION Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:BEST DAVID W.;RUSSELL JEFFREY D.;REEL/FRAME:003889/0090 Effective date: 19810505 Owner name: ROCKWELL INTERNATIONAL CORPORARTION Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BEST DAVID W.;RUSSELL JEFFREY D.;REEL/FRAME:003889/0090 Effective date: 19810505 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, PL 96-517 (ORIGINAL EVENT CODE: M170); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, PL 96-517 (ORIGINAL EVENT CODE: M171); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M185); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |