US4906914A - Intermediate potential generation circuit for generating a potential intermediate between a power source potential and ground potential - Google Patents
Intermediate potential generation circuit for generating a potential intermediate between a power source potential and ground potential Download PDFInfo
- Publication number
- US4906914A US4906914A US07/285,755 US28575588A US4906914A US 4906914 A US4906914 A US 4906914A US 28575588 A US28575588 A US 28575588A US 4906914 A US4906914 A US 4906914A
- Authority
- US
- United States
- Prior art keywords
- potential
- power source
- intermediate potential
- mos transistor
- supplied
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/461—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using an operational amplifier as final control device
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/618—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series and in parallel with the load as final control devices
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/24—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
Definitions
- This invention concerns an intermediate potential generation circuit for generating a potential intermediate between a power source potential Vcc and ground potential in a semiconductor chip, such as a LSI chip. More particularly, this invention concerns an intermediate potential generation circuit which has a large current driving capacity and a low power consumption.
- intermediate potential circuits as shown in FIGS. 1 (a) to (c) are used to generate an intermediate potential within a LSI chip.
- an intermediate potential VM is achieved at node 2 by dividing a power source potential Vcc supplied to a terminal 1 by resistors R1 and R2.
- an intermediate potential VM is achieved at node 4 by dividing a power source potential Vcc supplied to a terminal 3 by a resistor R3 and a series connection of diodes D1 to D3.
- the intermediate voltage VM is maintained within a range determined by the reference potentials at nodes N2 and N3. Namely, the potential VN2 at node N2 is higher than the potential VN1 at the node N1 by the threshold voltage VTN3 of an N-channel MOS transistor M3. Thus, the potential VN2 is expressed as follows.
- the potential VN3 at the node N3 is lower than the potential VN1 by the absolute value VTP4 of the threshold voltage of a P-channel MOS transistor M4.
- the MOS transistor M1 changes to a conductive state, and the intermediate potential VM is raised.
- the intermediate potential VM is higher than the second reference potential VN3 by the absolute value VTP2 of the threshold voltage of a P-channel MOS transistor M2, the MOS transistor M2 becomes conductive to lower the intermediate potential VM.
- the intermediate potential VM is maintained within a range expressed as follows:
- ⁇ VTN VTN1-VTN3
- ⁇ VTP VTP2-VTP4
- the intermediate potential VM is maintained within a predetermined allowed range ⁇ V.
- the intermediate potential VM is within the range ⁇ V, no through current flows between the terminal 6 and ground since both the MOS transistors M1 and M2 are nonconductive, and in the high impedance state.
- MOS transistors of large dimension to increase the current driving capacity.
- FIGS. 1 (a) and (b) are simple. However, with these constructions it is impossible both to reduce power consumption and increase the driving capacity at the same time. Namely, in the case where a large capacitor is connected to the output terminals 2 and 4, a large current driving capacity is required to bring back the intermediate potential VM to the predetermined value determined by the resistance value, from the shifted potential level. When the resistance values of the resistors R1, R2 and R3 are reduced to increase the current driving capacity so as to obtain rapid recovery of the intermediate potential VM, the current which flows through the resistors increases, and the power consumption is increased.
- the gate to source voltages of the MOS transistors M1 and M2 are difference voltages between the intermediate potential VM and the first and the second reference potentials VN2 and VN3. Therefore, in the condition where the intermediate potential VM is slightly out of the allowed range ⁇ V, the transistors M1 and M2 operate in a saturation condition.
- the current driving capacities of the transistors M1 and M2 are not so large, as shown in FIG. 2, since the respective gate to source voltages supplied to the transistors are relatively small. Therefore, even if MOS transistors having large dimension are used for the MOS transistors M1 and M2 to increase the driving capacity, these transistors are not used effectively to increase the current driving capacity. Thus, the circuit of FIG. 1 (c) is inadequate in the case where fast response or rapid recovery is required.
- an object of this invention is to provide a new and improved intermediate potential generation circuit of low power consumption yet having increased current driving capacity.
- a novel intermediate potential generation circuit for outputting an intermediate potential responsive to power source potential, including: reference potential generating means for generating first and second reference potentials responsive to the power source potential, where the first reference potential is lower than the second reference potential; comparing means responsive to the first reference potential, the second reference potential and the intermediate potential for producing a first control signal when the intermediate potential is lower than the first reference potential, and for producing a second control signal when the intermediate potential is higher than the second reference potential; first circuit means responsive to the first control signal for raising the intermediate potential; and second circuit means responsive to the second control signal for lowering the intermediate potential.
- FIGS. 1(a) to 1(c) are circuit diagrams of convention intermediate potential generation circuits
- FIG. 2 is a characteristic curve showing the characteristic of the conventional circuit of FIG. 1(c);
- FIG. 3 is a circuit diagram of a preferred embodiment of the present invention.
- FIGS. 5 to 8 are circuit diagrams of other embodiments of the present invention.
- FIGS. 9(a) to 9(d) are circuit diagrams of comparators applicable to the embodiments of the present invention.
- the MOS transistor M7 and the resistor R8 are connected in series between a terminal 11 supplied with the power source potential Vcc and ground.
- the connection between the resistor R8 and the source electrode of the MOS transistor M7 forms a node N7.
- the gate electrode of the MOS transistor M7 is connected to a node N5.
- a substrate bias effect only to the MOS transistor M7 is effected, by setting the potential of the substrate of the MOS transistor M5 equal to the potential at node N4, since usually Vbb (about -2.0 volt) is supplied to the substrate of the MOS transistor. More particularly, the MOS transistor M5 is formed within a specific P-type well (not shown), and biasing the well is braced with the potential at the node N4;
- the absolute value of the threshold voltage of the MOS transistor M8 is made larger than that of the MOS transistor M6 by using the following techniques, for example:
- the substrate potential of the MOS transistor M6 is lowered relative to that of the MOS transistor M8 (bias potential of the MOS transistor M8 is Vcc), by applying the potential at the node N4 to an N-type well (not shown) wherein the MOS transistor M6 is formed;
- the reference potential generating means 40 generates first and second reference potentials at nodes N7 and N8.
- VN4 is the potential at node N4
- VTN5 is the threshold voltage of the N-channel MOS transistor M5.
- the potential at node N6 is lower than the potential VN4 at node N4 by the absolute value VTP6 of the threshold voltage of the P-channel MOS transistor M6.
- the potential VN6 at the node N6 is expressed as follows.
- the potential VN7 at node N7 is lower than the potential VN5 by the threshold voltage of the N-channel MOS transistor M7.
- the potential VN7 namely the first reference potential, is expressed as follows.
- the potential VN8 at node N8 is higher than the potential VN6 by the absolute value VTP8 of the threshold voltage of the MOS transistor M8.
- the potential VN8, namely the second reference potential is expressed as follows.
- ⁇ VTN is (VTN7-VTN5)
- ⁇ VTP is (VTP8-VTP6)
- the first reference potential VN7 can be set lower than the second reference potential VN8.
- the comparing means 41 includes first comparator CMP1 and second comparator CMP2.
- the non-inverting input terminal (+) of the first comparator CMP1 is connected to the node N7 and receives the first reference potential VN7.
- the inverting input terminal (-) of the second comparator CMP2 is connected to the node N8, and receives the second reference potential VN8.
- Both of the first and the second comparators CMP1 and CMP2 are biased with the power source potential Vcc and ground.
- first circuit means responsive to the control signal of the comparing means 41.
- the first circuit means is an N-channel MOS transistor M9.
- the gate electrode of the MOS transistor M9 is connected to the output of the first comparator CMP1, and the drain electrode thereof is connected to a terminal 13 supplied with the power source potential Vcc.
- the source electrode of the MOS transistor M9 is connected to an output terminal 14.
- the second circuit means is an N-channel MOS transistor M10.
- the gate electrode of the MOS transistor M10 is connected to the second comparator CMP2 and the source electrode thereof is connected to ground.
- the drain electrode of the transistor M10 is connected to the output terminal 14.
- the inverting input terminal (-) of the comparator CMP1 is connected to the output terminal 14, and receives the output voltage, namely an intermediate voltage VM.
- the non-inverting input terminal (+) of the comparator CMP2 is connected to the output terminal 14, and receives the intermediate voltage VM.
- the comparator circuit CMP1 When the intermediate potential VM is lower than the first reference potential VN7, the comparator circuit CMP1 outputs a potential which is equal to the power potential Vcc, as a control signal. Thus, the N-channel MOS transistor M9 changes to a conductive state. Thus, the output terminal 14 is charged, and the intermediate potential VM is raised. On the contrary, when the intermediate voltage VM exceeds the first reference potential VN7, the comparator CMP1 outputs a potential which is equal to ground level, namely 0 volt. Thus, the MOS transistor M9 changes to a non-conductive state.
- the second comparator CMP2 when the intermediate potential VM is higher than the second reference potential VN8, the second comparator CMP2 outputs a potential which is equal to Vcc, and makes the N-channel MOS transistor M10 conductive. Thus, a discharging is performed to lower the intermediate potential VM at the output terminal 14.
- the second comparator CMP2 when the intermediate potential VM becomes lower than the second reference potential VN8, the second comparator CMP2 outputs a potential which is equal to the ground level, namely 0 volt.
- the MOS transistor M10 changes to a nonconductive state, and the discharge is stopped.
- the intermediate potential VM is maintained within an allowed range expressed as follows.
- both of the transistors M9 and M10 are non-conductive, and no through current flows between the terminal 13 and ground. Furthermore, when the intermediate voltage VM is out of the condition stated in equation (14), the gate potential supplied by either comparator CMP1 or CMP2 is equal to the power source potential Vcc and is sufficiently high. Thus, the gate to source voltage of the MOS transistors M9 or M10, when in the conductive state, is sufficiently large. Therefore, the current driving capacity of the MOS transistors M9 and M10 is sufficiently high compared to that of the prior art in FIG. 1 (c).
- the through current between the terminal 11 and ground can be reduced to a sufficiently small value.
- the power consumption due to the reference potential generating means 40 can be restricted to a sufficiently small value.
- FIG. 4 shows the characteristic of the embodiment of FIG. 3.
- the gate potential supplied to the MOS transistor M9 or M10, whichever is conductive, is Vcc and sufficiently high, when the intermediate potential VM is out of the allowed range between the first and the second reference potentials VN7 and VN8. Therefore, the current driving capacity, namely the current I, is sufficiently large compared with that of FIG. 2, as shown in FIG. 4.
- the MOS transistor M9 or M10 is biased with large gate to source voltage.
- the intermediate potential VM is rapidly pulled into the allowed high impedance range ⁇ V due to the large current driving capacity of the MOS transistors M9 and M10.
- FIG. 5 is a circuit diagram of another embodiment of this invention.
- the reference potential generating circuit 40 has the same construction as that of the embodiment of FIG. 3.
- the difference with respect to the embodiment of FIG. 3 is the construction of the comparing means 42 and the conductivity type of the MOS transistors which supply the output of the comparing means 42.
- the conductivity type of the MOS transistor M15 connected between the terminal 15 and the output terminal 16 is P-type, in contrast with that of the transistor M9 which is N-type in FIG. 3.
- the comparing means 42 includes comparators CMP2 and CMP3.
- the inverting input terminal (-) of the comparator CMP3 is connected to the node N7 and receives the first reference potential VN7.
- the non-inverting input terminal (+) of the comparator CMP3 is connected to an output terminal 16, and receives an intermediate potential VM.
- the operation of the circuit of FIG. 5 is as follows.
- the comparator CMP3 When the intermediate potential VM is lower than the first reference potential, VN7, the comparator CMP3 outputs a potential which is equal to the ground level, namely 0 volt, and makes the P-channel MOS transistor M15 conductive.
- the output terminal 16 is raised to the intermediate potential VM.
- the comparator CMP3 outputs a potential which is equal to the power source potential Vcc and makes the P-channel MOS transistor M15 non-conductive.
- the comparator circuit CMP2 When the intermediate potential VM is higher than the second reference potential VN8, the comparator circuit CMP2 outputs a potential which is equal to Vcc and makes the N-channel MOS transistor M10 conductive. Thus, the potential at the output terminal 16 is lowered. On the contrary, when the intermediate potential VM becomes lower than the second reference potential VN8, the comparator CMP2 outputs a potential which is equal to the ground level, namely 0 volt, to make the N-channel MOS transistor M10 non-conductive. In this way, the intermediate potential VM is maintained within the range between the first and the second reference potentials, as shown in FIG. 4.
- the gate potential becomes Vcc or 0 volt to control the conductivity state of the transistor M10 or M15, even if the intermediate potential VM is only slightly out of the allowed range.
- the transistors M10 and M15 are controlled with sufficiently large gate to source voltage, and the transistor M15 operates in a non-saturation state with large current driving capacity.
- FIG. 6 is a circuit diagram of a further embodiment of the present invention.
- the conductivity type of the MOS transistor connected between the output terminal 18 and ground is changed to P-type with respect to the embodiment of FIG. 3.
- the construction of the comparing means 43 is changed.
- the comparing means 43 includes comparators CMP1 and CMP6.
- the non-inverting input terminal (+) of the comparator CMP6 is connected to the node N8, and receives the second reference potential VN8.
- the inverting input terminal (-) of the comparator CMP6 is connected to the output terminal 18, and receives the intermediate potential VM.
- the comparator CMP1 when the intermediate potential VM is lower than the first reference potential VN7, the comparator CMP1 outputs a control signal of Vcc level to make the MOS transistor M9 conductive and to raise the intermediate potential VM.
- the CMP1 When the intermediate potential VM exceeds the first reference potential VN7, the CMP1 outputs a control signal of 0 volt to make the transistor M9 non-conductive and to stop the charging through the transistor M9.
- the comparator CMP6 When the intermediate potential VM is higher than the second reference potential VN8, the comparator CMP6 outputs a control signal of 0 volt to make the transistor M22 conductive and to lower the intermediate potential VM. When the intermediate potential VM becomes lower than the second reference potential VN8, CMP6 outputs a control signal at the Vcc level to make the transistor M22 non-conductive. In this way, the intermediate potential VM is maintained within the range determined by the first and the second reference potentials VN7 and VN8.
- FIG. 7 is a circuit diagram of still further embodiment of the present invention.
- the conductivity type of the MOS transistors M15 and M22 is P-type in contrast with the N-type MOS transistors M9 and M10 in the embodiment of FIG. 3.
- the comparing means 44 includes comparators CMP3 and CMP6.
- the inverting input terminal (-) of the comparator CMP3 is connected to the node N7 and receives the first reference potential VN7.
- the non-inverting input terminal (+) of the comparator CMP3 is connected to the output terminal 20 and receives the intermediate potential VM.
- the non-inverting input terminal (+) of the comparator CMP6 is connected to the node N8 and receives the second reference potential VN8.
- the inverting input terminal (-) of the comparator CMP6 is connected to the output terminal 20 to receive the intermediate potential VM.
- the operation is as follows.
- the comparator CMP3 When the intermediate potential VM is lower than the first reference potential VN7, the comparator CMP3 outputs a control signal of 0 volt to put the P-channel MOS transistor M15 in the conductive state. Then the output terminal 20 is charged to raise the potential VM.
- the comparator CMP3 When the intermediate potential VM exceeds the first reference potential VN7, the comparator CMP3 outputs a control signal of level Vcc to make the transistor M15 nonconductive.
- the comparator CMP6 When the intermediate potential VM is higher than the second reference potential VN8, the comparator CMP6 outputs a control signal at the Vcc level to make the MOS transistor M22 conductive. Thus, the intermediate potential at the output terminal 20 is lowered due to the discharge through the MOS transistor M22. On the contrary, when the intermediate potential VM becomes lower than the second reference potential VN8, the comparator CMP6 outputs a control signal at the Vcc level to make the MOS transistor M22 non-conductive. In this way, the intermediate potential VM is maintained within the range between the first and the second reference potentials VN7 and VN8.
- FIG. 8 is a circuit diagram of another embodiment of the present invention.
- the reference potential generating means 50 is composed of resistors R22, R23, R24 and R25 which are connected in series between the terminal supplied with the power source potential Vcc and ground. By dividing the power source potential Vcc, first reference potential VN7 which is lower than the second reference potential VN8 is achieved. The operation of this embodiment is the same as that of the embodiment of FIG. 2. Thus, it is omitted.
- FIGS. 9(a) to 9(d) are circuit diagrams which are applicable to the comparator in the prescribed embodiments.
- the comparator of FIG. 9 (a) is a basic construction, and includes N-channel MOS transistors M100 and P-channel MOS transistors M200. The operation of the circuit is omitted as it is well known.
- FIG. 9(c) an inverter circuit I3 is added and the inverting input terminal and the non-inverting input terminal are reversed with respect to the circuit of FIG. 9 (a).
- FIG. 9(d) P-channel MOS transistors M200 are used to receive the input signals, and N-channel MOS transistors M100 are used as loads. Needless to say, some modification by adding the inverter circuits like FIGS. 9 (b) and (c) is possible, similarly.
- a MOS transistor controlled by control signal ⁇ may be connected between the comparator circuit and the power source terminal to only enable the operation of the comparator circuit.
- a load MOS transistor which can be considered as a resistor can be used as a resistor in the reference potential generating means in the respective embodiments, as is well known.
Abstract
An intermediate potential generation circuit for outputting an intermediate potential intermediate between a power source potential and ground potential, including a reference potential generator circuit for generating first and second reference potentials, and a comparator circuit for comparing the intermediate output with the first and second reference potentials. When the intermediate output potential is lower than the first reference potential, the comparator circuit outputs a first control signal at the level of the power source potential to a first MOS transistor supplied with the power source potential to raise the intermediate output potential level. When the output intermediate potential is higher than the second reference potential, the comparator circuit outputs a second control signal at the level of the power source potential to a second MOS transistor supplied with ground potential to lower the intermediate output potential.
Description
1. Field of the Invention
This invention concerns an intermediate potential generation circuit for generating a potential intermediate between a power source potential Vcc and ground potential in a semiconductor chip, such as a LSI chip. More particularly, this invention concerns an intermediate potential generation circuit which has a large current driving capacity and a low power consumption.
2. Description of the Background
Conventionally, intermediate potential circuits as shown in FIGS. 1 (a) to (c) are used to generate an intermediate potential within a LSI chip.
In FIG. 1 (a), an intermediate potential VM is achieved at node 2 by dividing a power source potential Vcc supplied to a terminal 1 by resistors R1 and R2.
In FIG. 1 (b), an intermediate potential VM is achieved at node 4 by dividing a power source potential Vcc supplied to a terminal 3 by a resistor R3 and a series connection of diodes D1 to D3.
In FIG. 1 (c), the intermediate voltage VM is maintained within a range determined by the reference potentials at nodes N2 and N3. Namely, the potential VN2 at node N2 is higher than the potential VN1 at the node N1 by the threshold voltage VTN3 of an N-channel MOS transistor M3. Thus, the potential VN2 is expressed as follows.
VN2=VN1+VTN3 (1)
On the other hand, the potential VN3 at the node N3 is lower than the potential VN1 by the absolute value VTP4 of the threshold voltage of a P-channel MOS transistor M4. Thus, it is expressed as follows.
VN3=VN1-VTP4 (2)
In the case where the intermediate potential VM is lower than the first reference potential VN2 by the threshold voltage VTN1 of the N-channel MOS transistor M1, the MOS transistor M1 changes to a conductive state, and the intermediate potential VM is raised.
When the intermediate potential VM is higher than the second reference potential VN3 by the absolute value VTP2 of the threshold voltage of a P-channel MOS transistor M2, the MOS transistor M2 becomes conductive to lower the intermediate potential VM. In this way, the intermediate potential VM is maintained within a range expressed as follows:
{VN1-(VTN1-VTN3)}<VM<{VN1+(VTP2-VTP4)} (4)
Thus, by setting the threshold voltage VTN1 larger than VTN3, and by setting VTN2 larger then VTP4, the intermediate potential VM is maintained within a range ΔV as shown in FIG. 2. The range ΔV is expressed as follows.
ΔV=ΔVTN+ΔVTP (5)
wherein ΔVTN (VTN1-VTN3), and ΔVTP is (VTP2-VTP4).
In this way, the intermediate potential VM is maintained within a predetermined allowed range ΔV. When the intermediate potential VM is within the range ΔV, no through current flows between the terminal 6 and ground since both the MOS transistors M1 and M2 are nonconductive, and in the high impedance state. Thus, it is possible to employ MOS transistors of large dimension to increase the current driving capacity.
The constructions of FIGS. 1 (a) and (b) are simple. However, with these constructions it is impossible both to reduce power consumption and increase the driving capacity at the same time. Namely, in the case where a large capacitor is connected to the output terminals 2 and 4, a large current driving capacity is required to bring back the intermediate potential VM to the predetermined value determined by the resistance value, from the shifted potential level. When the resistance values of the resistors R1, R2 and R3 are reduced to increase the current driving capacity so as to obtain rapid recovery of the intermediate potential VM, the current which flows through the resistors increases, and the power consumption is increased.
In the prior are of FIG. 1 (c), by setting the resistance value of the resistors R4 and R5 sufficiently high, it is possible to reduce the power consumption. Furthermore, by increasing the dimension of the transistors M1 and M2, large current driving capacity is achieved.
However, the gate to source voltages of the MOS transistors M1 and M2 are difference voltages between the intermediate potential VM and the first and the second reference potentials VN2 and VN3. Therefore, in the condition where the intermediate potential VM is slightly out of the allowed range ΔV, the transistors M1 and M2 operate in a saturation condition. Thus, the current driving capacities of the transistors M1 and M2 are not so large, as shown in FIG. 2, since the respective gate to source voltages supplied to the transistors are relatively small. Therefore, even if MOS transistors having large dimension are used for the MOS transistors M1 and M2 to increase the driving capacity, these transistors are not used effectively to increase the current driving capacity. Thus, the circuit of FIG. 1 (c) is inadequate in the case where fast response or rapid recovery is required.
Accordingly, an object of this invention is to provide a new and improved intermediate potential generation circuit of low power consumption yet having increased current driving capacity.
The above object, as well as other objects, is achieved by providing a novel intermediate potential generation circuit for outputting an intermediate potential responsive to power source potential, including: reference potential generating means for generating first and second reference potentials responsive to the power source potential, where the first reference potential is lower than the second reference potential; comparing means responsive to the first reference potential, the second reference potential and the intermediate potential for producing a first control signal when the intermediate potential is lower than the first reference potential, and for producing a second control signal when the intermediate potential is higher than the second reference potential; first circuit means responsive to the first control signal for raising the intermediate potential; and second circuit means responsive to the second control signal for lowering the intermediate potential.
A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein:
FIGS. 1(a) to 1(c) are circuit diagrams of convention intermediate potential generation circuits;
FIG. 2 is a characteristic curve showing the characteristic of the conventional circuit of FIG. 1(c);
FIG. 3 is a circuit diagram of a preferred embodiment of the present invention;
FIG. 4 is a characteristic curve of the embodiment of FIG. 3;
FIGS. 5 to 8 are circuit diagrams of other embodiments of the present invention; and
FIGS. 9(a) to 9(d) are circuit diagrams of comparators applicable to the embodiments of the present invention.
Referring now to the drawings, wherein like reference numerals designate identical or corresponding parts throughout the several views, and more particularly to FIG. 3 thereof, there is illustrated a preferred embodiment of this invention. As shown in FIG. 3, there is provided a reference potential generating circuit 40 for generating first and second reference potentials responsive to a power source potential. The generating circuit 40 includes resistors R6, R7, R8, R9, P-channel MOS transistors M6, M8 and N-channel MOS transistors M5 and M7. The resistor R6, the MOS transistors M5 and M6 and the resistor R7 are serially connected between a terminal 10 supplied with a power source potential Vcc and ground. The gate electrode and the drain electrode of the MOS transistor M5 are connected in common. The gate electrode and the drain electrode of the MOS transistor M6 are connected in common.
The MOS transistor M7 and the resistor R8 are connected in series between a terminal 11 supplied with the power source potential Vcc and ground. The connection between the resistor R8 and the source electrode of the MOS transistor M7 forms a node N7. The gate electrode of the MOS transistor M7 is connected to a node N5.
The resistor R9 and the MOS transistor M8 are connected in series between a terminal 12 supplied with the power source potential Vcc and ground. The connection between the resistor R9 and the source electrode of the MOS transistor M8 forms a node N8. The gate electrode of the transistor M8 is connected to the node N6. The threshold voltage of the MOS transistor M5 is made smaller than that of the MOS transistor M7, and the absolute value of the threshold voltage of the MOS transistor M6 is made smaller than that of the MOS transistor M8, by taking the following measures.
To make the threshold voltage of the MOS transistor M5 smaller than that of the MOS transistor M7, the following techniques are used, for example;
(i) a short-channel effect is used by shortening the channel length of the MOS transistor M5 relative to that of the MOS transistor M7;
(ii) a narrow-channel effect is used by narrowing the channel width of the MOS transistor M7 relative to that of the transistor M5;
(iii) a substrate bias effect only to the MOS transistor M7 is effected, by setting the potential of the substrate of the MOS transistor M5 equal to the potential at node N4, since usually Vbb (about -2.0 volt) is supplied to the substrate of the MOS transistor. More particularly, the MOS transistor M5 is formed within a specific P-type well (not shown), and biasing the well is braced with the potential at the node N4;
(iv) the dose amount of impurities for the respective channel regions of the MOS transistors M5 and M7 is changed.
In the same way, the absolute value of the threshold voltage of the MOS transistor M8 is made larger than that of the MOS transistor M6 by using the following techniques, for example:
(i) a short-channel effect is used by shortening the channel length of the MOS transistor M6 relative to that of the MOS transistor M8;
(ii) a narrow-channel effect is used by narrowing the channel width of the MOS transistor M8 relative to that of the transistor M6;
(iii) the substrate potential of the MOS transistor M6 is lowered relative to that of the MOS transistor M8 (bias potential of the MOS transistor M8 is Vcc), by applying the potential at the node N4 to an N-type well (not shown) wherein the MOS transistor M6 is formed;
(iv) the dose amount of impurities of the respective channel regions of the MOS transistors M6 and M8 is changed.
By this construction, the reference potential generating means 40 generates first and second reference potentials at nodes N7 and N8.
Namely, the potential VN5 at node N5 is expressed as follows.
VN5=VN4+VTN5 (6)
wherein VN4 is the potential at node N4, and VTN5 is the threshold voltage of the N-channel MOS transistor M5.
The potential at node N6 is lower than the potential VN4 at node N4 by the absolute value VTP6 of the threshold voltage of the P-channel MOS transistor M6. Thus, the potential VN6 at the node N6 is expressed as follows.
VN6=VN4-VTP6 (7)
On the other hand, the potential VN7 at node N7 is lower than the potential VN5 by the threshold voltage of the N-channel MOS transistor M7. Thus, the potential VN7, namely the first reference potential, is expressed as follows.
VN7=VN5-VTN7 (8)
In the same way, the potential VN8 at node N8 is higher than the potential VN6 by the absolute value VTP8 of the threshold voltage of the MOS transistor M8. Thus, the potential VN8, namely the second reference potential, is expressed as follows.
VN8=VN6+VTP8 (9)
Substituting equations (6) and (7) into equations (8) and (9), respectively, the potentials VN7 and VN8 at nodes N7 and N8 are expressed as follows.
VN7=VN4-(VTN7-VTN5) (10)
VN8=VN4+(VTP8-VTP6) (11)
As the threshold voltages VTN7 and VTP8 are set larger than VTN5 and VTP6, respectively, the equations (10) and (11) can be rewritten as follows.
VN7=VN4-ΔVTN (12)
VN8=VN4+ΔVTP (13)
wherein ΔVTN is (VTN7-VTN5), and ΔVTP is (VTP8-VTP6).
Thus, the first reference potential VN7 can be set lower than the second reference potential VN8.
In the present invention, there is provided comparing means responsive to the first and the second reference potentials and output, namely the intermediate potential VM. In the preferred embodiment of the FIG. 3, the comparing means 41 includes first comparator CMP1 and second comparator CMP2. The non-inverting input terminal (+) of the first comparator CMP1 is connected to the node N7 and receives the first reference potential VN7. The inverting input terminal (-) of the second comparator CMP2 is connected to the node N8, and receives the second reference potential VN8. Both of the first and the second comparators CMP1 and CMP2 are biased with the power source potential Vcc and ground.
In the present invention, there is provided first circuit means responsive to the control signal of the comparing means 41. In the preferred embodiment of FIG. 3, the first circuit means is an N-channel MOS transistor M9. The gate electrode of the MOS transistor M9 is connected to the output of the first comparator CMP1, and the drain electrode thereof is connected to a terminal 13 supplied with the power source potential Vcc. The source electrode of the MOS transistor M9 is connected to an output terminal 14.
In the present invention, there is provided second circuit means responsive to the control signal of the comparing means 41. In the preferred embodiment of FIG. 3, the second circuit means is an N-channel MOS transistor M10. The gate electrode of the MOS transistor M10 is connected to the second comparator CMP2 and the source electrode thereof is connected to ground. The drain electrode of the transistor M10 is connected to the output terminal 14.
The inverting input terminal (-) of the comparator CMP1 is connected to the output terminal 14, and receives the output voltage, namely an intermediate voltage VM. On the other hand, the non-inverting input terminal (+) of the comparator CMP2 is connected to the output terminal 14, and receives the intermediate voltage VM.
The operation of the intermediate circuit of FIG. 3 is as follows.
When the intermediate potential VM is lower than the first reference potential VN7, the comparator circuit CMP1 outputs a potential which is equal to the power potential Vcc, as a control signal. Thus, the N-channel MOS transistor M9 changes to a conductive state. Thus, the output terminal 14 is charged, and the intermediate potential VM is raised. On the contrary, when the intermediate voltage VM exceeds the first reference potential VN7, the comparator CMP1 outputs a potential which is equal to ground level, namely 0 volt. Thus, the MOS transistor M9 changes to a non-conductive state.
On the other hand, when the intermediate potential VM is higher than the second reference potential VN8, the second comparator CMP2 outputs a potential which is equal to Vcc, and makes the N-channel MOS transistor M10 conductive. Thus, a discharging is performed to lower the intermediate potential VM at the output terminal 14. On the contrary, when the intermediate potential VM becomes lower than the second reference potential VN8, the second comparator CMP2 outputs a potential which is equal to the ground level, namely 0 volt. Thus, the MOS transistor M10 changes to a nonconductive state, and the discharge is stopped.
In this way, the intermediate potential VM is maintained within an allowed range expressed as follows.
VN7(=VN4-ΔVTN)<VM<VN8(=VN4+ΔVTP) (14)
When equation (14) is satisfied, both of the transistors M9 and M10 are non-conductive, and no through current flows between the terminal 13 and ground. Furthermore, when the intermediate voltage VM is out of the condition stated in equation (14), the gate potential supplied by either comparator CMP1 or CMP2 is equal to the power source potential Vcc and is sufficiently high. Thus, the gate to source voltage of the MOS transistors M9 or M10, when in the conductive state, is sufficiently large. Therefore, the current driving capacity of the MOS transistors M9 and M10 is sufficiently high compared to that of the prior art in FIG. 1 (c). Therefore, the intermediate potential VM is pulled into the allowed range ΔV (=ΔVTN+ΔVTP) very rapidly, even if the shift from the allowed range ΔV is very small. In this way, an intermediate potential generation circuit having further improved driving capacity with low power consumption is achieved.
Of course, by setting the resistance values of the resistors R6, R7, R8 and R9 sufficiently large, the through current between the terminal 11 and ground can be reduced to a sufficiently small value. Thus, the power consumption due to the reference potential generating means 40 can be restricted to a sufficiently small value.
FIG. 4 shows the characteristic of the embodiment of FIG. 3. The gate potential supplied to the MOS transistor M9 or M10, whichever is conductive, is Vcc and sufficiently high, when the intermediate potential VM is out of the allowed range between the first and the second reference potentials VN7 and VN8. Therefore, the current driving capacity, namely the current I, is sufficiently large compared with that of FIG. 2, as shown in FIG. 4.
In other words, even if the intermediate potential VM is only slightly out of the allowed range ΔV, the MOS transistor M9 or M10 is biased with large gate to source voltage. Thus, the intermediate potential VM is rapidly pulled into the allowed high impedance range ΔV due to the large current driving capacity of the MOS transistors M9 and M10.
FIG. 5 is a circuit diagram of another embodiment of this invention. In the circuit of FIG. 5, the reference potential generating circuit 40 has the same construction as that of the embodiment of FIG. 3. The difference with respect to the embodiment of FIG. 3 is the construction of the comparing means 42 and the conductivity type of the MOS transistors which supply the output of the comparing means 42. Namely, in this circuit, the conductivity type of the MOS transistor M15 connected between the terminal 15 and the output terminal 16 is P-type, in contrast with that of the transistor M9 which is N-type in FIG. 3.
The comparing means 42 includes comparators CMP2 and CMP3. The inverting input terminal (-) of the comparator CMP3 is connected to the node N7 and receives the first reference potential VN7. The non-inverting input terminal (+) of the comparator CMP3 is connected to an output terminal 16, and receives an intermediate potential VM.
The operation of the circuit of FIG. 5 is as follows. When the intermediate potential VM is lower than the first reference potential, VN7, the comparator CMP3 outputs a potential which is equal to the ground level, namely 0 volt, and makes the P-channel MOS transistor M15 conductive. Thus, the output terminal 16 is raised to the intermediate potential VM. On the contrary, when the intermediate potential VM exceeds the first reference potential VN7, the comparator CMP3 outputs a potential which is equal to the power source potential Vcc and makes the P-channel MOS transistor M15 non-conductive.
When the intermediate potential VM is higher than the second reference potential VN8, the comparator circuit CMP2 outputs a potential which is equal to Vcc and makes the N-channel MOS transistor M10 conductive. Thus, the potential at the output terminal 16 is lowered. On the contrary, when the intermediate potential VM becomes lower than the second reference potential VN8, the comparator CMP2 outputs a potential which is equal to the ground level, namely 0 volt, to make the N-channel MOS transistor M10 non-conductive. In this way, the intermediate potential VM is maintained within the range between the first and the second reference potentials, as shown in FIG. 4.
In this embodiment, the gate potential becomes Vcc or 0 volt to control the conductivity state of the transistor M10 or M15, even if the intermediate potential VM is only slightly out of the allowed range. Thus, the transistors M10 and M15 are controlled with sufficiently large gate to source voltage, and the transistor M15 operates in a non-saturation state with large current driving capacity.
FIG. 6 is a circuit diagram of a further embodiment of the present invention. In this embodiment, the conductivity type of the MOS transistor connected between the output terminal 18 and ground is changed to P-type with respect to the embodiment of FIG. 3. In accordance with the change, the construction of the comparing means 43 is changed.
Namely, the comparing means 43 includes comparators CMP1 and CMP6. The non-inverting input terminal (+) of the comparator CMP6 is connected to the node N8, and receives the second reference potential VN8. The inverting input terminal (-) of the comparator CMP6 is connected to the output terminal 18, and receives the intermediate potential VM.
In this embodiment, when the intermediate potential VM is lower than the first reference potential VN7, the comparator CMP1 outputs a control signal of Vcc level to make the MOS transistor M9 conductive and to raise the intermediate potential VM. When the intermediate potential VM exceeds the first reference potential VN7, the CMP1 outputs a control signal of 0 volt to make the transistor M9 non-conductive and to stop the charging through the transistor M9.
When the intermediate potential VM is higher than the second reference potential VN8, the comparator CMP6 outputs a control signal of 0 volt to make the transistor M22 conductive and to lower the intermediate potential VM. When the intermediate potential VM becomes lower than the second reference potential VN8, CMP6 outputs a control signal at the Vcc level to make the transistor M22 non-conductive. In this way, the intermediate potential VM is maintained within the range determined by the first and the second reference potentials VN7 and VN8.
FIG. 7 is a circuit diagram of still further embodiment of the present invention. In this embodiment, the conductivity type of the MOS transistors M15 and M22 is P-type in contrast with the N-type MOS transistors M9 and M10 in the embodiment of FIG. 3. In accordance with the change, the comparing means 44 includes comparators CMP3 and CMP6. The inverting input terminal (-) of the comparator CMP3 is connected to the node N7 and receives the first reference potential VN7. The non-inverting input terminal (+) of the comparator CMP3 is connected to the output terminal 20 and receives the intermediate potential VM. The non-inverting input terminal (+) of the comparator CMP6 is connected to the node N8 and receives the second reference potential VN8. The inverting input terminal (-) of the comparator CMP6 is connected to the output terminal 20 to receive the intermediate potential VM.
The operation is as follows. When the intermediate potential VM is lower than the first reference potential VN7, the comparator CMP3 outputs a control signal of 0 volt to put the P-channel MOS transistor M15 in the conductive state. Then the output terminal 20 is charged to raise the potential VM. When the intermediate potential VM exceeds the first reference potential VN7, the comparator CMP3 outputs a control signal of level Vcc to make the transistor M15 nonconductive.
When the intermediate potential VM is higher than the second reference potential VN8, the comparator CMP6 outputs a control signal at the Vcc level to make the MOS transistor M22 conductive. Thus, the intermediate potential at the output terminal 20 is lowered due to the discharge through the MOS transistor M22. On the contrary, when the intermediate potential VM becomes lower than the second reference potential VN8, the comparator CMP6 outputs a control signal at the Vcc level to make the MOS transistor M22 non-conductive. In this way, the intermediate potential VM is maintained within the range between the first and the second reference potentials VN7 and VN8.
FIG. 8 is a circuit diagram of another embodiment of the present invention. In this embodiment, the reference potential generating means 50 is composed of resistors R22, R23, R24 and R25 which are connected in series between the terminal supplied with the power source potential Vcc and ground. By dividing the power source potential Vcc, first reference potential VN7 which is lower than the second reference potential VN8 is achieved. The operation of this embodiment is the same as that of the embodiment of FIG. 2. Thus, it is omitted.
FIGS. 9(a) to 9(d) are circuit diagrams which are applicable to the comparator in the prescribed embodiments. The comparator of FIG. 9 (a) is a basic construction, and includes N-channel MOS transistors M100 and P-channel MOS transistors M200. The operation of the circuit is omitted as it is well known.
In the circuit of FIG. 9 (b), two inverter circuits I1 and I2 are added to increase the driving capacity.
In FIG. 9(c), an inverter circuit I3 is added and the inverting input terminal and the non-inverting input terminal are reversed with respect to the circuit of FIG. 9 (a).
In FIG. 9(d), P-channel MOS transistors M200 are used to receive the input signals, and N-channel MOS transistors M100 are used as loads. Needless to say, some modification by adding the inverter circuits like FIGS. 9 (b) and (c) is possible, similarly.
To reduce power consumption, a MOS transistor controlled by control signal φ (not shown) may be connected between the comparator circuit and the power source terminal to only enable the operation of the comparator circuit.
In the prescribed embodiments, MOS transistors are used to charge or discharge the output terminal. However, it is possible to use bipolar transistors instead of the MOS transistors.
Needless to say, a load MOS transistor which can be considered as a resistor can be used as a resistor in the reference potential generating means in the respective embodiments, as is well known.
Obviously, numerous additional modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.
Claims (11)
1. An intermediate potential generation circuit for outputting at an output node an intermediate potential intermediate between a first power source potential and a second power source potential, comprising:
reference potential generating means for generating first and second reference potentials responsive to a first power source potential and a second power source potential, wherein the first reference potential is lower than the second reference potential;
comparing means responsive to the first reference potential, the second reference potential and the intermediate potential for producing a first control signal when the intermediate potential is lower than the first reference potential, and for producing a second control signal when the intermediate potential is higher than the second reference potential;
first circuit means having an output connected to said output node and an input responsive to the first control signal for raising the intermediate potential at said output node; and
second circuit means having an output connected to said output node and an input responsive to the second control signal for lowering the intermediate potential at said output node.
2. The intermediate potential generation circuit of claim 1, wherein the potential difference across the input and output of said first and second output circuit means, respectively, upon production of said first and second control signals, respectively, is the difference between said first and second power source potentially, respectively, and said intermediate potential.
3. The intermediate potential generation circuit of claim 1, wherein the comparing means comprises:
first and second comparators, wherein the first comparator outputs the first control signal at a high level in response to the first reference potential having a level higher than that of the intermediate potential, and the second comparator outputs the second control signal at a high level in response to the second reference potential having a level lower than that of the intermediate potential.
4. The intermediate potential generation circuit of claim 1, wherein the first circuit means includes a first P-channel MOS transistor having a gate electrode supplied with the first control signal, a source electrode supplied with the first power source potential and a drain electrode connected to said output node, and the second circuit means includes a second P-channel MOS transistor having a gate electrode supplied with the second control signal, a drain electrode supplied with the second power source potential and a source electrode connected to the output node.
5. The intermediate potential generation circuit according to claim 4, wherein the gate to source potential of the P-channel MOS transistors of said first and second circuit means upon application of said first and second control signals, respectively, to said P-channel MOS transistors is the difference between said first and second power source potentials, respectively, and said intermediate potential.
6. The intermediate potential generation circuit of claim 1, wherein the reference potential generating means comprises:
a first path between the first power source potential and the second power source potential, including,
a first resistor having a first end supplied with the first power source potential, and a second end,
a first MOS transistor of first conductivity type having a gate electrode and a drain electrode connected in common to the other end of the first resistor, and a source electrode,
a second MOS transistor of a second conductivity type, having a source electrode connected to the source electrode of the first MOS transistor, and a gate electrode and a drain electrode connected in common, and
a second resistor having a first end connected to the common connection of the gate and the drain electrodes of the second MOS transistor, and a second end supplied with the second power source potential, and
a second path between the first power source potential and the second power source potential, including,
a third MOS transistor of first conductivity having a source electrode supplied with the first power source potential, a gate electrode connected to the drain electrode of the first MOS transistor, and a source electrode, and
a third resistor having a first end connected to the source electrode of the third MOS transistor, and a second end supplied with the second power source potential, and
a third path between the first power source potential and the second power source potential, including,
a fourth resistor having a first end supplied with the first power source potential, and a second end, and
a fourth MOS transistor of second conductivity type having a gate electrode connected to the drain electrode of the second MOS transistor, a source electrode connected to the second end of the fourth resistor and a drain electrode supplied with the second power source potential.
7. The intermediate potential generation circuit of claim 3, wherein the first comparator has a non-inverting input terminal supplied with the first reference potential and an inverting input terminal supplied with the intermediate potential, and the second comparator has an inverting input terminal supplied with the second reference potential, and a non-inverting input terminal supplied with the intermediate potential.
8. The intermediate potential generation circuit of claim 3, wherein the first comparator has an inverting input terminal supplied with the first reference potential and a non-inverting input terminal supplied with the intermediate potential, and the second comparator has an inverting input terminal supplied with the second reference potential and a non-inverting input terminal supplied with the intermediate potential.
9. The intermediate potential generation circuit of claim 3, wherein the first comparator has a non-inverting input terminal supplied with the first reference potential and an inverting input terminal supplied with the intermediate potential, and the second comparator has a non-inverting input terminal supplied with the second reference potential and an inverting input terminal supplied with the intermediate potential.
10. The intermediate potential generation circuit of claim 3, wherein the first comparator has an inverting input terminal supplied with the first reference potential, and a non-inverting input terminal supplied with the intermediate potential, and the second comparator has a non-inverting input terminal supplied with the second reference potential and an inverting input terminal supplied with the intermediate potential.
11. The intermediate potential generation circuit of claim 3, wherein the reference potential generating means includes a plurality of resistors connected in series between the first and second power source potentials.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62-320423 | 1987-12-18 | ||
JP62320423A JPH0690655B2 (en) | 1987-12-18 | 1987-12-18 | Intermediate potential generation circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
US4906914A true US4906914A (en) | 1990-03-06 |
Family
ID=18121291
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/285,755 Expired - Lifetime US4906914A (en) | 1987-12-18 | 1988-12-16 | Intermediate potential generation circuit for generating a potential intermediate between a power source potential and ground potential |
Country Status (5)
Country | Link |
---|---|
US (1) | US4906914A (en) |
EP (1) | EP0321226B1 (en) |
JP (1) | JPH0690655B2 (en) |
KR (1) | KR920001634B1 (en) |
DE (1) | DE3881850T2 (en) |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4999567A (en) * | 1988-12-21 | 1991-03-12 | Nec Corporation | Constant current circuit |
US5027053A (en) * | 1990-08-29 | 1991-06-25 | Micron Technology, Inc. | Low power VCC /2 generator |
US5087834A (en) * | 1990-03-12 | 1992-02-11 | Texas Instruments Incorporated | Buffer circuit including comparison of voltage-shifted references |
US5149994A (en) * | 1989-12-15 | 1992-09-22 | Bull S.A. | Method and apparatus for compensating inherent non-uniformity of electrical properties among mos integrated circuits |
US5212440A (en) * | 1990-05-14 | 1993-05-18 | Micron Technology, Inc. | Quick response CMOS voltage reference circuit |
US5302888A (en) * | 1992-04-01 | 1994-04-12 | Texas Instruments Incorporated | CMOS integrated mid-supply voltage generator |
US5528130A (en) * | 1992-05-22 | 1996-06-18 | Kabushiki Kaisha Toshiba | Intermediate potential generating circuit having output stabilizing circuit |
US5717324A (en) * | 1995-12-11 | 1998-02-10 | Mitsubishi Denki Kabushiki Kaisha | Intermediate potential generation circuit |
US5734292A (en) * | 1994-08-30 | 1998-03-31 | Kabushiki Kaisha Toshiba | Intermediate potential generation circuit |
US5818212A (en) * | 1990-11-30 | 1998-10-06 | Samsung Electronics Co., Ltd. | Reference voltage generating circuit of a semiconductor memory device |
US5844404A (en) * | 1995-09-29 | 1998-12-01 | Sgs-Thomson Microelectronics S.R.L. | Voltage regulator for semiconductor non-volatile electrically programmable memory device |
US5959444A (en) * | 1997-12-12 | 1999-09-28 | Micron Technology, Inc. | MOS transistor circuit and method for biasing a voltage generator |
WO2001050213A1 (en) * | 1999-12-30 | 2001-07-12 | Volterra Semiconductor Corporation | Switching regulator with multiple power transistor driving voltages |
US6600692B2 (en) | 2001-02-27 | 2003-07-29 | Kabushiki Kaisha Toshiba | Semiconductor device with a voltage regulator |
US20040251957A1 (en) * | 2003-06-10 | 2004-12-16 | Do Chang Ho | Internal voltage generator |
US20060227633A1 (en) * | 2005-03-23 | 2006-10-12 | Samsung Electronics Co., Ltd. | Internal voltage generator |
US20070126408A1 (en) * | 2003-08-29 | 2007-06-07 | Masaru Sakai | Power supply device and electronic equipment comprising same |
US20070247931A1 (en) * | 2006-04-06 | 2007-10-25 | Hynix Semiconductor Inc. | Internal voltage generator for a semiconductor memory apparatus |
US20070285152A1 (en) * | 2006-06-12 | 2007-12-13 | Kabushiki Kaisha Toshiba | Power supply voltage controlling circuit and semiconductor integrated circuit |
US20080080279A1 (en) * | 2006-09-29 | 2008-04-03 | Hynix Semiconductor Inc. | Semiconductor memory device |
USRE40552E1 (en) | 1990-04-06 | 2008-10-28 | Mosaid Technologies, Inc. | Dynamic random access memory using imperfect isolating transistors |
US20120218006A1 (en) * | 2011-02-28 | 2012-08-30 | Hynix Semiconductor Inc. | Internal voltage generating circuit |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4958093A (en) * | 1989-05-25 | 1990-09-18 | International Business Machines Corporation | Voltage clamping circuits with high current capability |
US4943945A (en) * | 1989-06-13 | 1990-07-24 | International Business Machines Corporation | Reference voltage generator for precharging bit lines of a transistor memory |
EP0411201A1 (en) * | 1989-08-04 | 1991-02-06 | Siemens Aktiengesellschaft | Potential generator in an integrated semiconductor circuit |
US5103157A (en) * | 1990-07-10 | 1992-04-07 | National Semiconductor Corp. | Common emitter amplifiers operating from a multiplicity of power supplies |
JPH04255008A (en) * | 1991-02-06 | 1992-09-10 | Nec Ic Microcomput Syst Ltd | Power supply circuit |
US5233289A (en) * | 1991-04-23 | 1993-08-03 | Harris Corporation | Voltage divider and use as bias network for stacked transistors |
US5187429A (en) * | 1992-02-20 | 1993-02-16 | Northern Telecom Limited | Reference voltage generator for dynamic random access memory |
DE69514791T2 (en) | 1995-07-24 | 2000-07-20 | St Microelectronics Srl | Flash EEPROM with on-chip erase source voltage generator |
DE69521203T2 (en) * | 1995-07-31 | 2006-01-12 | Stmicroelectronics S.R.L., Agrate Brianza | Flash EEPROM with controlled discharge time of the word line and source voltages after erasure |
JP2806324B2 (en) * | 1995-08-25 | 1998-09-30 | 日本電気株式会社 | Internal step-down circuit |
JP3022815B2 (en) * | 1997-07-24 | 2000-03-21 | 日本電気アイシーマイコンシステム株式会社 | Intermediate potential generation circuit |
US5910726A (en) * | 1997-08-15 | 1999-06-08 | Motorola, Inc. | Reference circuit and method |
JP3849835B2 (en) | 1999-06-23 | 2006-11-22 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit device |
KR100323379B1 (en) * | 1999-12-29 | 2002-02-19 | 박종섭 | Word line voltage regulation circuit |
DE102004043034A1 (en) | 2004-09-06 | 2006-03-09 | Infineon Technologies Ag | Integrated circuit for controlling a voltage generator |
US7594127B2 (en) * | 2004-11-29 | 2009-09-22 | Marvell World Trade Ltd. | Low voltage logic operation using higher voltage supply levels |
KR100713083B1 (en) * | 2005-03-31 | 2007-05-02 | 주식회사 하이닉스반도체 | Internal voltage generator |
WO2008082894A1 (en) * | 2006-12-28 | 2008-07-10 | Sandisk Corporation | Controlling bitline bias voltage |
US7529135B2 (en) | 2006-12-28 | 2009-05-05 | Sandisk Corporation | Apparatus for controlling bitline bias voltage |
JP6744604B2 (en) * | 2016-07-22 | 2020-08-19 | ザインエレクトロニクス株式会社 | Input device |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57157315A (en) * | 1981-03-24 | 1982-09-28 | Nec Corp | Intermediate voltage generating circuit |
US4663584A (en) * | 1985-06-10 | 1987-05-05 | Kabushiki Kaisha Toshiba | Intermediate potential generation circuit |
US4788455A (en) * | 1985-08-09 | 1988-11-29 | Mitsubishi Denki Kabushiki Kaisha | CMOS reference voltage generator employing separate reference circuits for each output transistor |
US4814686A (en) * | 1986-02-13 | 1989-03-21 | Kabushiki Kaisha Toshiba | FET reference voltage generator which is impervious to input voltage fluctuations |
US4833342A (en) * | 1987-05-15 | 1989-05-23 | Kabushiki Kaisha Toshiba | Reference potential generating circuit |
US4837459A (en) * | 1987-07-13 | 1989-06-06 | International Business Machines Corp. | CMOS reference voltage generation |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57157313A (en) * | 1981-03-23 | 1982-09-28 | Nec Corp | Integrated semiconductor device |
IT1185935B (en) * | 1985-09-18 | 1987-11-18 | Sgs Microelettronica Spa | LARGE VOLTAGE EXCURSION CMOS OUTPUT STAGE AND WITH LEFT CURRENT STABILIZATION |
JPH07113862B2 (en) * | 1987-02-27 | 1995-12-06 | 沖電気工業株式会社 | Reference voltage generation circuit |
-
1987
- 1987-12-18 JP JP62320423A patent/JPH0690655B2/en not_active Expired - Lifetime
-
1988
- 1988-12-14 DE DE88311848T patent/DE3881850T2/en not_active Expired - Fee Related
- 1988-12-14 EP EP88311848A patent/EP0321226B1/en not_active Expired - Lifetime
- 1988-12-16 KR KR1019880016804A patent/KR920001634B1/en not_active IP Right Cessation
- 1988-12-16 US US07/285,755 patent/US4906914A/en not_active Expired - Lifetime
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57157315A (en) * | 1981-03-24 | 1982-09-28 | Nec Corp | Intermediate voltage generating circuit |
US4663584A (en) * | 1985-06-10 | 1987-05-05 | Kabushiki Kaisha Toshiba | Intermediate potential generation circuit |
US4663584B1 (en) * | 1985-06-10 | 1996-05-21 | Toshiba Kk | Intermediate potential generation circuit |
US4788455A (en) * | 1985-08-09 | 1988-11-29 | Mitsubishi Denki Kabushiki Kaisha | CMOS reference voltage generator employing separate reference circuits for each output transistor |
US4814686A (en) * | 1986-02-13 | 1989-03-21 | Kabushiki Kaisha Toshiba | FET reference voltage generator which is impervious to input voltage fluctuations |
US4833342A (en) * | 1987-05-15 | 1989-05-23 | Kabushiki Kaisha Toshiba | Reference potential generating circuit |
US4837459A (en) * | 1987-07-13 | 1989-06-06 | International Business Machines Corp. | CMOS reference voltage generation |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4999567A (en) * | 1988-12-21 | 1991-03-12 | Nec Corporation | Constant current circuit |
US5149994A (en) * | 1989-12-15 | 1992-09-22 | Bull S.A. | Method and apparatus for compensating inherent non-uniformity of electrical properties among mos integrated circuits |
US5087834A (en) * | 1990-03-12 | 1992-02-11 | Texas Instruments Incorporated | Buffer circuit including comparison of voltage-shifted references |
USRE40552E1 (en) | 1990-04-06 | 2008-10-28 | Mosaid Technologies, Inc. | Dynamic random access memory using imperfect isolating transistors |
US5212440A (en) * | 1990-05-14 | 1993-05-18 | Micron Technology, Inc. | Quick response CMOS voltage reference circuit |
US5027053A (en) * | 1990-08-29 | 1991-06-25 | Micron Technology, Inc. | Low power VCC /2 generator |
US5818212A (en) * | 1990-11-30 | 1998-10-06 | Samsung Electronics Co., Ltd. | Reference voltage generating circuit of a semiconductor memory device |
US5302888A (en) * | 1992-04-01 | 1994-04-12 | Texas Instruments Incorporated | CMOS integrated mid-supply voltage generator |
US5528130A (en) * | 1992-05-22 | 1996-06-18 | Kabushiki Kaisha Toshiba | Intermediate potential generating circuit having output stabilizing circuit |
US5712556A (en) * | 1992-05-22 | 1998-01-27 | Kabushiki Kaisha Toshiba | Intermediate potential generating circuit having output stabilizing circuit |
US5734292A (en) * | 1994-08-30 | 1998-03-31 | Kabushiki Kaisha Toshiba | Intermediate potential generation circuit |
US5844404A (en) * | 1995-09-29 | 1998-12-01 | Sgs-Thomson Microelectronics S.R.L. | Voltage regulator for semiconductor non-volatile electrically programmable memory device |
US5717324A (en) * | 1995-12-11 | 1998-02-10 | Mitsubishi Denki Kabushiki Kaisha | Intermediate potential generation circuit |
US5959444A (en) * | 1997-12-12 | 1999-09-28 | Micron Technology, Inc. | MOS transistor circuit and method for biasing a voltage generator |
US6026033A (en) * | 1997-12-12 | 2000-02-15 | Micron Technology, Inc. | MOS transistor circuit and method for biasing a voltage generator |
WO2001050213A1 (en) * | 1999-12-30 | 2001-07-12 | Volterra Semiconductor Corporation | Switching regulator with multiple power transistor driving voltages |
US6400126B1 (en) * | 1999-12-30 | 2002-06-04 | Volterra Semiconductor Corporation | Switching regulator with multiple power transistor driving voltages |
US6642697B2 (en) | 1999-12-30 | 2003-11-04 | Volterra Semiconductor Corporation | Switching regulator with multiple power transistor driving voltages |
US6600692B2 (en) | 2001-02-27 | 2003-07-29 | Kabushiki Kaisha Toshiba | Semiconductor device with a voltage regulator |
US20040251957A1 (en) * | 2003-06-10 | 2004-12-16 | Do Chang Ho | Internal voltage generator |
US20070126408A1 (en) * | 2003-08-29 | 2007-06-07 | Masaru Sakai | Power supply device and electronic equipment comprising same |
US20060227633A1 (en) * | 2005-03-23 | 2006-10-12 | Samsung Electronics Co., Ltd. | Internal voltage generator |
US7365595B2 (en) * | 2005-03-23 | 2008-04-29 | Samsung Electronics Co., Ltd. | Internal voltage generator |
US20070247931A1 (en) * | 2006-04-06 | 2007-10-25 | Hynix Semiconductor Inc. | Internal voltage generator for a semiconductor memory apparatus |
US20070285152A1 (en) * | 2006-06-12 | 2007-12-13 | Kabushiki Kaisha Toshiba | Power supply voltage controlling circuit and semiconductor integrated circuit |
US7586364B2 (en) * | 2006-06-12 | 2009-09-08 | Kabushiki Kaisha Toshiba | Power supply voltage controlling circuit and semiconductor integrated circuit |
US20080080279A1 (en) * | 2006-09-29 | 2008-04-03 | Hynix Semiconductor Inc. | Semiconductor memory device |
US7499357B2 (en) * | 2006-09-29 | 2009-03-03 | Hynix Semiconductor Inc. | Semiconductor memory device |
US20120218006A1 (en) * | 2011-02-28 | 2012-08-30 | Hynix Semiconductor Inc. | Internal voltage generating circuit |
US8519783B2 (en) * | 2011-02-28 | 2013-08-27 | SK Hynix Inc. | Internal voltage generating circuit |
Also Published As
Publication number | Publication date |
---|---|
KR920001634B1 (en) | 1992-02-21 |
EP0321226A1 (en) | 1989-06-21 |
DE3881850T2 (en) | 1993-10-28 |
DE3881850D1 (en) | 1993-07-22 |
JPH01161513A (en) | 1989-06-26 |
EP0321226B1 (en) | 1993-06-16 |
JPH0690655B2 (en) | 1994-11-14 |
KR890011080A (en) | 1989-08-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4906914A (en) | Intermediate potential generation circuit for generating a potential intermediate between a power source potential and ground potential | |
US4375596A (en) | Reference voltage generator circuit | |
US4833341A (en) | Semiconductor device with power supply voltage converter circuit | |
JP3036290B2 (en) | Power-on reset circuit | |
US6744305B2 (en) | Power supply circuit having value of output voltage adjusted | |
US5191235A (en) | Semiconductor integrated circuit device having substrate potential detection circuit | |
US6683445B2 (en) | Internal power voltage generator | |
JPH0327934B2 (en) | ||
US5712556A (en) | Intermediate potential generating circuit having output stabilizing circuit | |
EP0451870B1 (en) | Reference voltage generating circuit | |
EP0689736A1 (en) | Semiconductor device | |
US10069410B1 (en) | Multi-level power-domain voltage regulation | |
JPH07113862B2 (en) | Reference voltage generation circuit | |
US4841177A (en) | Comparator circuit operable for a wide range of input signal | |
US5361000A (en) | Reference potential generating circuit | |
US6175267B1 (en) | Current compensating bias generator and method therefor | |
US4868484A (en) | Reference voltage generator using a charging and discharging circuit | |
JPH0246588A (en) | Intermediate level generating circuit | |
JPH0116058B2 (en) | ||
JP2667167B2 (en) | Voltage generation circuit | |
JPH04274504A (en) | Power supply voltage dropping circuit | |
JPH02306494A (en) | Reference voltage generation circuit | |
JPH0424813A (en) | Constant voltage circuit | |
JP2812074B2 (en) | Semiconductor device | |
JPH0621376A (en) | Semiconductor storage device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA,, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:OHSAWA, TAKASHI;REEL/FRAME:005197/0318 Effective date: 19891207 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |