|Numéro de publication||US5276834 A|
|Type de publication||Octroi|
|Numéro de demande||US 07/621,869|
|Date de publication||4 janv. 1994|
|Date de dépôt||4 déc. 1990|
|Date de priorité||4 déc. 1990|
|État de paiement des frais||Payé|
|Numéro de publication||07621869, 621869, US 5276834 A, US 5276834A, US-A-5276834, US5276834 A, US5276834A|
|Inventeurs||Karl H. Mauritz, Thomas W. Voshell, James M. Shaffer|
|Cessionnaire d'origine||Micron Technology, Inc.|
|Exporter la citation||BiBTeX, EndNote, RefMan|
|Citations de brevets (39), Référencé par (46), Classifications (6), Événements juridiques (4)|
|Liens externes: USPTO, Cession USPTO, Espacenet|
This invention relates to semiconductor memories and, more particularly, to a spare memory arrangement that allows one or more outputs of a defective semiconductor memory chip to be electronically switched into a spare memory chip.
As integrated circuit memories become larger and more complex, reliability of individual components becomes increasingly important. In general, no matter how reliable each component is the system reliability goes down inversely as the number of components increases. For memory systems, parity or error correction has historically dealt with this problem by considering that every device had an independent failure rate compared to every other device of the same nature.
In general, prior art error correction systems have been directed to independent failures on a board. In general, substitution of spare elements for defective elements incorporated in a memory involved the alteration of the circuit configuration on an individual chip. This was typically accomplished by the use of fusible links or destructive changes in individual cell characteristics by, for example, a laser beam directed at the chip. Other prior art error correction method involve redundant columns of cells which can be electronically substituted by suitable circuitry to columns containing defective cells.
In general, these prior art arrangements are effective for independent failures on a board. As memory technology advances, however, the dominant error mode will shift to multiple bit errors (dependent error mode). Today's DRAMs or memories have multiple outputs per chip (chip kill will affect from four to eight outputs per chip), giving each bit a dependent failure rate. In these situations, it would be desirable for a correction mechanism to map out and replace a failed memory chip in its entirety rather than just compensating for a single bit lane loss.
The present invention is directed to a mechanism for placing spare memory chips at any location in a memory array to replace defective memory chips. A memory of 256 MEGABYTES, for example will have about 2500 chips. By past experience, a time between failures of 3/4 of a year for the total system can be assumed. If the offending memory chip is replaced by a spare memory chip, then the 3/4 of a year failure rate can be stretched to the service life of the system.
In accordance with the present invention, a semiconduotor spare memory arrangement is provided. In particular, one or multiple outputs of a defective semiconductor chip can be electronically switched into a spare chip via a chip called a sparer chip. The sparer chip can be used in conjunction with an error correction (ECC) scheme or format, such as a parity or check sum. By logging the (ECC) correction location or parity error location and via periodic memory testing, a spare chip can be substituted for a defective chip.
The invention broadly stated comprises a memory control system including:
a memory array having a plurality of memory chips;
a detection system, such as an (ECC), for detecting a defective chip in the memory array;
a plurality of spare chips identical in construction to the chips of the memory array;
a sparer chip means for electronically enabling a spare memory chip to replace the defective memory chip and for establishing a map to and from the spare memory chip.
In an illustrative embodiment, the sparer chip includes a cross-point memory cell (CPM) located between bus data lines, memory data lines to the memory chips, and sparing data lines to the spare chips. The cross-point memory cell (CPM) includes an address register for locating and mapping data to a defective chip and to-and-from a spare chip.
In use of the memory system of the invention, the following sequence may occur:
1. data may be written to a memory array using an (ECC), check sum, parity, or the like, and the data may be read and verified;
2. a defective chip may be located in the memory array; and
3. the defective chip may be replaced with a spare chip by actuation of the sparer chip and an electronic route may be established for data through the cross-point memory (CPM) all to and from the spare chip. Thus, a spare memory chip can be placed at any location in a memory array to replace a defective memory chip.
Other objects, advantages, and capabilities of the present invention will become more apparent as the description proceeds.
FIG. 1 is a schematic diagram showing components of a computer system with a spare memory arrangement constructed in accordance with the invention;
FIG. 2 is a block diagram showing operation of a spare memory system constructed in accordance with the invention;
FIG. 3 is an electrical schematic showing an array of cross-point memory (CPM) cells in a sparer chip and their interface with bus data lines, memory data lines, and spare data lines constructed in accordance with the invention;
FIG. 4 is a schematic of an address register for a cross-point memory cell of the sparer chip of FIG. 3;
FIG. 5 is an electrical schematic of a spare memory system constructed in accordance with the invention shown with a by-1 memory arrangement;
FIG. 6 is an electrical schematic of a spare memory system constructed in accordance with the invention shown with a by-4 memory arrangement;
FIG. 7 is an electrical schematic of a single crosspoint memory (CPM) cell of a sparer chip constructed in accordance with the invention; and
FIG. 8 is a schematic of an address register and control section for the cross-point memory (CPM) cell shown in FIG. 7.
Referring now to FIG. 1, a memory system constructed in accordance with the invention is shown and generally designated as 10. The memory system 10 is coupled to a central processing unit (CPU) 12, which is the computer module which fetches, decodes, and executes instructions. The (CPU) 12 in turn is coupled to an I/O device 14 which communicates information to and from the (CPU) 12. The (CPU) 12 may also be coupled to a read-only memory (ROM) 16 and a memory storage device 18. Memory interface logic 17 physically connects the memory system 10 to the (CPU) 12 and detects errors through an error correction code (ECC) or other suitable means.
The memory system 10 is comprised of a memory array 19 including a plurality of semiconductor chips that retain data either electronically or magnetically. The memory chips 19 may be arranged in a matrix of rows and columns. Each memory chip 19, in turn, reads or writes data through an address register included within the chip.
A memory system 10 constructed in accordance with the invention also includes a plurality of spare memory chips 20 identical in construction to the memory chips 19 in the memory array and a plurality of sparer chips 22 for replacing a defective memory chip with a spare memory chip.
The memory system 10 of the invention is intended for use in conjunction with periodic memory testing in which some type of error correction (ECC) is utilized to detect a faulty memory chip 19 in the memory array. An illustrative operational sequence may be as follows:
a. (ECC) detects a defective chip in memory;
b. a cross-point memory (CPM) cell 23 and address register 28 within the sparer chip 22 representing the location of the defective chip is determined;
c. the cross-point memory (CPM) cell 23 of a spare chip 22 is actuated and during a read to the defective chip 24 disconnects the defective chip 24 and replaces it with a spare chip 20; and
d. on a write, the data are written to both the defective memory chip 24 and the spare memory chip 20.
This sequence of operations is shown in a block diagram in FIG. 2. The invention thus allows a replacement or spare memory chip 26 to be enabled upon detection of a defective memory chip 24 to replace the defective chip 24.
In use of the invention, the defective memory chip 24 is first detected and located by an (ECC) scheme, check sum, parity, or any other suitable error detection means. This error detection may occur as a result of periodic memory testing. A memory chip, for example, just before failure may exhibit a gradual increase in failure rate, which can be monitored. A defective memory chip 24 along with its location can thus be identified.
With the location of the defective memory chip 24 identified by the error detection system, a sparer chip 26 can access the defective memory chip 24 through an address register 28 included within the cross-point memory (CPM) cell 23 of sparer chip 26. The cross-point memory (CPM) cell 23 is constructed to be actuated upon a read to the defective memory chip 24 and to replace the defective memory chip 24 with a spare or replacement chip 26. Data can then be routed to and from the spare chip 26 through the cross-point memory (CPM) cell 23 of sparer chip 22 and back to the (CPU) 12. A plurality of cross-point memory CPM) cells 23 are located in each sparer chip 22. Each cross-point memory (CPM) cell 23 includes a cross-point memory address register 28 that allows data to be mapped to and from the (CPU) through the spare chip 26. The cross-point memory (CPM) cell 23 is adapted to switch this data to the spar chip 26 upon signals from the (CPU) 12. A read/write map can thus be established to and from the spare chip 26 to the (CPU).
Referring now to FIGS. 3 and 4, a sparer chip 22 constructed in accordance with the invention for a by-8 memory device is shown. As shown, the sparer chip 22 includes eight separate banks B(0:8), any of which can be accessed through a bank select line. Each bank B(0:8), in turn, includes forty bus data lines (BDo -BD39) as a route for any values moving from memory to the (CPU) 12. A plurality of cross-point memory (CPM) cells 23 are located between the data bus lines (BDo -BD39) and memory data lines (MDo -MD39) and are also connected to the spare memory chips 20 through sparer lines (SDo -SD7). The memory data lines (MDo -MD39) in turn are connected to the individual semiconductor memory CHIPS 19 of the memory array chips. In this illustrative embodiment, there are eight separate spare memory chips 26 serviced by eight separate sparing lines (SDo -SD7). Alternately, a lesser or greater number of spare memory chips 26 and sparer lines (SDo -SD7) may be provided depending on the application. The spare memory chips 26 are preferably of the same construction as the memory chips 19 in the memory array.
Each sparer chip 22 is thus connected to a sparing line (SDo -SD7) to the memory data lines (MDo -MD39) and to the bus data lines (BDo -BD39) by the plurality of cross-point memory (CPM) cells 23. As previously stated, each sparing line (SDo -SD7), in turn, is connected to spare chips which are preferably identical in construction to the chips in memory. Each spare memory chip 26 is fully independent to any other memory chip. The cross-point memory (CPM) cells 23 allow the 8-bit (SDo -SD39) sparing lines to be connected to any of the 40 bus data (BDo -BD39) lines. Additionally, the cross-point memory (CPM) cells 23 function to disconnect a write from a defective chip 24 through the bus data lines (BDo -BD39) to the (CPU) 12. Each sparing line (SDo -SD7) connects to all the bus data lines (BDo -BD39) via the plurality of cross-point memory (CPM) cells 23. Each cross-point memory (CPM) cell 23 can be actuated by the (CPU) 12 to connect a sparing line (SDo -SD7) to a bus data line (BDo -BD39) while at the same time disconnecting a memory data line (MDo -MD39) during a read to a defective memory chip 24. On a write, the data are written to both the defective memory chip 24 and the spare memory chip 26.
A cross-point memory (CPM) address register 28 is included in each cross-point memory (CPM) cell 23. As shown in FIG. 4, the (CPM) address register 28 functions as a means for mapping a route to and from the spare chips 26 through the cross-point memory (CPM) cells 23 to the (CPU). As shown in FIG. 4, each actuated cross-point memory (CPM) cell 23 is addressed through a bank number (9 bits), a sparing position coordinate of row (2 bits) and column (3 bits), and read enable and write enable flag bits. In use, a spare memory chip 26 can be assigned to shadow a suspected defective memory chip 24 such that data is written to both the defective chip 24 and spare memory chip 26 (i.e., allows only one or the other to be read). Upon failure of the defective chip 24, the cross-point memory (CPM) cell 23 can be actuated to disconnect a read from the defective chip 24 and connect a read from the spared memory chip 26 to the (CPU).
All cross-point memory (CPM) cells 23 compare their bank number to the incoming bank number. A cross-point memory (CPM) cell 23 that matches incoming bank data will connect its bus data (BDo -BD39) to the sparing line (SDo SD7) and actuate the appropriate row and column lines. In programming a cross-point memory (CPM) cells 23, the same row number must be used for a given bank number to differentiate the row-to-column matrix. If two or more sparer chips 22 are to be assigned per bank number, they must have the same row number for a unique sparer chip 22 to be accessed.
With reference to FIGS. 7 and 8, an electrical schematic of a cross-point memory (CPM) cell 23 is shown. In general, each cross-point memory (CPM) cell 23 provides a logic circuit for mapping data to and from the spare chips 26 through the sparer data line (SDn) and to the (CPU) 12. The logic circuit is controlled by four control inputs CNTRL1 -CNTRL4 which are accessed through the cross-point memory register 28 to the appropriate cross-point memory (CPM) cell 23 for a defective chip 24. It is to be understood that this is an illustrative circuit and that other logic arrangements would also be suitable for this application.
As shown in FIG. 7, a first logic circuit 32 is located between the bus data lines (BDn) and memory data lines (MDn) and includes a driver component 34 and a receiver component 36 connected in parallel. Likewise, a second logic circuit 38 is located between the bus data lines (BDn) and spare data lines (SDn) and includes a driver component 40 and receiver component 42. As is apparent, each logic circuit 32, 38 can be controlled by input from CNTRL1 -CNTRL4 to control input/output between the bus data lines (BDn) and either the memory data lines (MDn) or the spare data lines (SDn). As shown in FIG. 8, each cross-point memory (CPM) cell 23 may include a control section 46 which accesses a cross-point memory (CPM) cell 23 through the cross-point memory (CPM) register 28.
In FIG. 5, a memory constructed in accordance with the invention for a 32x1 memory (i.e., has only one input/output) is shown. As shown, a plurality of spare memory chips 26 are connected to a sparer chip 22 via the sparer data lines (SDo -SD7) and row (ROWo -ROW4) and column (COLo -COL7) lines. A sparer chip 22 in turn is connected through memory data lines (MDo -MD39) to the memory array 19. A sparer chip 22 is also connected to the (CPU) via the bus data lines (BDo -BD39). In FIG. 6, a memory constructed in accordance with the invention for a 32x4 memory (i.e. four input/outputs) is shown. These schematics illustrate wiring arrangements for a maximum spare memory of 32 spare memory chips 26. A by-8 memory sparing chip configuration could be constructed the same as the by-4 illustrated in FIG. 6, except all eight sparer data lines (SDo -SD8) would go to each chip for a total of 32 spare memory chips 26. As previously stated, the spare memory chips 26 are preferably identical to the memory chips in the memory array 19. In assigning a spare memory chip 26 for each bank, it must have the same row address number. A 9-bit bank number allows 512 banks to be differentiated, by assigning the B(0:8) bits independent of the actual bank; a smaller memory segment can be spared out. For example, for a 16 meg memory array (16 meg/512=32K), 32K memory segments could be spared and would function in the same manner as the banks.
The spare memory arrangement 10 illustrated could also be constructed with a DRAM controller built into it. The sparer chips 22, for instance, could control both the memory in the array as well as the sparing memory.
Additionally, an (ECC) function and a counter-per-bank could also be built into the sparer chip 22. Each counter could total the (ECC) correction and record the bit number that was corrected. This counter could be read periodically to determine if a defective memory chip 24 needs to be replaced. A memory chip just before failure may exhibit a gradual increase in failure rate which could be monitored for switching to a spare memory chip 26.
Thus, the sparing memory arrangement 10 of the invention provides a novel and unobvious means for replacing a defective memory chip 24 with a spare memory chip 26. If a single bit line fails, for instance, a whole chip can be replaced. This is opposed to prior art redundant row and column arrangements which, in general, function to replace single bit lane losses. Although the invention has been described for use with a 32 data bit, with 8 check bits and 8 sparing bits, it is to be understood that this configuration is not fixed. If, for example, greater reliability is required for a memory array, more sparing components can be assigned by increasing the row or column of sparing bits.
While the apparatus of the invention then has been described with reference to a preferred embodiment, as will be apparent to those skilled in the art, certain changes and modifications can be made without departing from the scope of the invention as defined by the following claims.
|Brevet cité||Date de dépôt||Date de publication||Déposant||Titre|
|US3633175 *||15 mai 1969||4 janv. 1972||Honeywell Inc||Defect-tolerant digital memory system|
|US3940740 *||27 juin 1973||24 févr. 1976||Actron Industries, Inc.||Method for providing reconfigurable microelectronic circuit devices and products produced thereby|
|US4093985 *||5 nov. 1976||6 juin 1978||North Electric Company||Memory sparing arrangement|
|US4228528 *||9 févr. 1979||14 oct. 1980||Bell Telephone Laboratories, Incorporated||Memory with redundant rows and columns|
|US4450559 *||24 déc. 1981||22 mai 1984||International Business Machines Corporation||Memory system with selective assignment of spare locations|
|US4459685 *||3 mars 1982||10 juil. 1984||Inmos Corporation||Redundancy system for high speed, wide-word semiconductor memories|
|US4463450 *||12 août 1981||31 juil. 1984||Siemens Aktiengesellschaft||Semiconductor memory formed of memory modules with redundant memory areas|
|US4471472 *||5 févr. 1982||11 sept. 1984||Advanced Micro Devices, Inc.||Semiconductor memory utilizing an improved redundant circuitry configuration|
|US4514830 *||2 févr. 1982||30 avr. 1985||Hitachi, Ltd.||Defect-remediable semiconductor integrated circuit memory and spare substitution method in the same|
|US4556975 *||7 févr. 1983||3 déc. 1985||Westinghouse Electric Corp.||Programmable redundancy circuit|
|US4571707 *||23 févr. 1984||18 févr. 1986||Nec Corporation||Memory circuit with improved redundant structure|
|US4586170 *||16 avr. 1984||29 avr. 1986||Thomson Components-Mostek Corporation||Semiconductor memory redundant element identification circuit|
|US4598388 *||22 janv. 1985||1 juil. 1986||Texas Instruments Incorporated||Semiconductor memory with redundant column circuitry|
|US4639897 *||31 août 1983||27 janv. 1987||Rca Corporation||Priority encoded spare element decoder|
|US4656610 *||23 janv. 1984||7 avr. 1987||Hitachi, Ltd.||Semiconductor memory device having redundancy means|
|US4672240 *||29 août 1985||9 juin 1987||Westinghouse Electric Corp.||Programmable redundancy circuit|
|US4688219 *||15 août 1985||18 août 1987||Fujitsu Limited||Semiconductor memory device having redundant memory and parity capabilities|
|US4701887 *||7 août 1985||20 oct. 1987||Fujitsu Limited||Semiconductor memory device having a redundancy circuit|
|US4726021 *||17 avr. 1986||16 févr. 1988||Hitachi, Ltd.||Semiconductor memory having error correcting means|
|US4733372 *||6 août 1986||22 mars 1988||Hitachi, Ltd.||Semiconductor memory having redundancy|
|US4733394 *||23 avr. 1986||22 mars 1988||Deutsche Itt Industries Gmbh||Electrically programmable semiconductor memory showing redundance|
|US4748597 *||16 sept. 1986||31 mai 1988||Kabushiki Kaisha Toshiba||Semiconductor memory device with redundancy circuits|
|US4752914 *||30 mai 1985||21 juin 1988||Fujitsu Limited||Semiconductor integrated circuit with redundant circuit replacement|
|US4757474 *||21 janv. 1987||12 juil. 1988||Fujitsu Limited||Semiconductor memory device having redundancy circuit portion|
|US4757475 *||14 mai 1986||12 juil. 1988||Fujitsu Limited||Semiconductor memory device having diode matrix type decoder and redundancy configuration|
|US4768193 *||15 mai 1986||30 août 1988||Fujitsu Limited||Semiconductor memory device having error correction function and incorporating redundancy configuration|
|US4783781 *||9 juil. 1986||8 nov. 1988||Fujitsu Limited||Semiconductor memory device having redundancy configuration with read circuit for defective memory address|
|US4794568 *||1 mai 1987||27 déc. 1988||Samsung Semiconductor & Telecommunication Co., Ltd.||Redundancy circuit for use in a semiconductor memory device|
|US4803656 *||20 mars 1987||7 févr. 1989||Fujitsu Limited||Semiconductor memory device having redundancy circuit portion|
|US4809228 *||9 févr. 1987||28 févr. 1989||Nec Corporation||Semiconductor memory device having controllable redundant scheme|
|US4811298 *||20 août 1987||7 mars 1989||International Business Machines Corporation||Decoding circuit arrangement for redundant semiconductor storage systems|
|US4823252 *||12 févr. 1988||18 avr. 1989||Tandem Computers Incorporated||Overlapped control store|
|US4827452 *||7 août 1986||2 mai 1989||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory including a selectively disabled redunancy circuit|
|US4833652 *||22 mars 1988||23 mai 1989||Kabushiki Kaisha Toshiba||Semiconductor memory device having a self-diagnosing function|
|US4847810 *||16 avr. 1987||11 juil. 1989||Sharp Kabushiki Kaisha||Memory having redundancy circuit|
|US4858192 *||28 juil. 1988||15 août 1989||Kabushiki Kaisha Toshiba||Semiconductor memory device with redundancy circuit|
|US4942556 *||10 juil. 1989||17 juil. 1990||Hitachi, Ltd.||Semiconductor memory device|
|US5025418 *||23 janv. 1990||18 juin 1991||Kabushiki Kaisha Toshiba||Semiconductor device for performing automatic replacement of defective cells|
|US5146606 *||21 mars 1990||8 sept. 1992||Digital Equipment Corporation||Systems for interconnecting and configuring plurality of memory elements by control of mode signals|
|Brevet citant||Date de dépôt||Date de publication||Déposant||Titre|
|US5754567 *||15 oct. 1996||19 mai 1998||Micron Quantum Devices, Inc.||Write reduction in flash memory systems through ECC usage|
|US5841961 *||7 juin 1995||24 nov. 1998||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory device including a tag memory|
|US5920513 *||22 août 1997||6 juil. 1999||Micron Technology, Inc.||Partial replacement of partially defective memory devices|
|US6009025 *||4 juin 1999||28 déc. 1999||Micron Technology, Inc.||Partial replacement of partially defective memory devices|
|US6081463 *||25 févr. 1998||27 juin 2000||Micron Technology, Inc.||Semiconductor memory remapping|
|US6138254 *||22 janv. 1998||24 oct. 2000||Micron Technology, Inc.||Method and apparatus for redundant location addressing using data compression|
|US6163490 *||22 sept. 1999||19 déc. 2000||Micron Technology, Inc.||Semiconductor memory remapping|
|US6208578||30 nov. 1999||27 mars 2001||Micron Technology, Inc.||Partial replacement of partially defective memory devices|
|US6438665||22 juil. 1998||20 août 2002||Micron Technology, Inc.||System and method which compares data preread from memory cells to data to be written to the cells|
|US6601211||24 févr. 1998||29 juil. 2003||Micron Technology, Inc.||Write reduction in flash memory systems through ECC usage|
|US6720652 *||5 août 2002||13 avr. 2004||Micron Technology, Inc.||Apparatus providing redundancy for fabricating highly reliable memory modules|
|US6841868||14 août 2001||11 janv. 2005||Micron Technology, Inc.||Memory modules including capacity for additional memory|
|US6842874||24 oct. 2000||11 janv. 2005||Micron Technology, Inc.||Method and apparatus for redundant location addressing using data compression|
|US6906961||24 juin 2003||14 juin 2005||Micron Technology, Inc.||Erase block data splitting|
|US6941493||27 févr. 2002||6 sept. 2005||Sun Microsystems, Inc.||Memory subsystem including an error detection mechanism for address and control signals|
|US6973613||28 juin 2002||6 déc. 2005||Sun Microsystems, Inc.||Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure|
|US6976194||28 juin 2002||13 déc. 2005||Sun Microsystems, Inc.||Memory/Transmission medium failure handling controller and method|
|US6996686||23 déc. 2002||7 févr. 2006||Sun Microsystems, Inc.||Memory subsystem including memory modules having multiple banks|
|US6996766||28 juin 2002||7 févr. 2006||Sun Microsystems, Inc.||Error detection/correction code which detects and corrects a first failing component and optionally a second failing component|
|US7030488 *||30 oct. 2001||18 avr. 2006||Intel Corporation||Packaged combination memory for electronic devices|
|US7188296||30 oct. 2003||6 mars 2007||Sun Microsystems, Inc.||ECC for component failures using Galois fields|
|US7193899||3 déc. 2004||20 mars 2007||Micron Technology, Inc.||Erase block data splitting|
|US7346818||7 déc. 2004||18 mars 2008||Micron Technology, Inc.||Method and apparatus for redundant location addressing using data compression|
|US7353316||24 mars 2006||1 avr. 2008||Micron Technology, Inc.||System and method for re-routing signals between memory system components|
|US7480762||2 mai 2005||20 janv. 2009||Micron Technology, Inc.||Erase block data splitting|
|US7530008||8 août 2003||5 mai 2009||Sun Microsystems, Inc.||Scalable-chip-correct ECC scheme|
|US7545682||19 juil. 2006||9 juin 2009||Micron Technology, Inc.||Erase block data splitting|
|US7676729 *||23 août 2006||9 mars 2010||Sun Microsystems, Inc.||Data corruption avoidance in DRAM chip sparing|
|US7747903||9 juil. 2007||29 juin 2010||Micron Technology, Inc.||Error correction for memory|
|US7779285||18 févr. 2003||17 août 2010||Oracle America, Inc.||Memory system including independent isolated power for each memory module|
|US7944748||21 mai 2009||17 mai 2011||Micron Technology, Inc.||Erase block data splitting|
|US7996727||25 juin 2010||9 août 2011||Micron Technology, Inc.||Error correction for memory|
|US8537614||16 mai 2011||17 sept. 2013||Micron Technology, Inc.||Erase block data splitting|
|US8756363||7 juil. 2011||17 juin 2014||Oracle International Corporation||Efficient storage of memory version data|
|US8792277||16 sept. 2013||29 juil. 2014||Micron Technology, Inc.||Split data error correction code circuits|
|US9043559||23 oct. 2012||26 mai 2015||Oracle International Corporation||Block memory engine with memory corruption detection|
|US20010052637 *||14 août 2001||20 déc. 2001||Salman Akram||Memory modules including capacity for additional memory|
|US20040088636 *||28 juin 2002||6 mai 2004||Cypher Robert E.||Error detection/correction code which detects and corrects a first failing component and optionally a second failing component|
|US20040123016 *||23 déc. 2002||24 juin 2004||Doblar Drew G.||Memory subsystem including memory modules having multiple banks|
|US20040163002 *||18 févr. 2003||19 août 2004||Doblar Drew G.||Memory system including independent isolated power for each memory module|
|US20040264254 *||24 juin 2003||30 déc. 2004||Micron Technology, Inc.||Erase block data splitting|
|US20050099845 *||3 déc. 2004||12 mai 2005||Micron Technology, Inc.||Erase block data splitting|
|US20050099875 *||7 déc. 2004||12 mai 2005||Voshell Thomas W.||Method and apparatus for redundant location addressing using data compression|
|US20050190599 *||2 mai 2005||1 sept. 2005||Micron Technology, Inc.||Erase block data splitting|
|WO2001007924A1 *||20 juin 2000||1 févr. 2001||Credence Systems Corp||Built-in spare row and column replacement analysis system for embedded memories|
|WO2003038647A2 *||25 oct. 2002||8 mai 2003||Intel Corp||Packaged combination memory for electronic devices|
|Classification aux États-Unis||711/162|
|Classification internationale||G06F11/10, G11C29/00|
|Classification coopérative||G06F11/1044, G11C29/76|
|4 déc. 1990||AS||Assignment|
Owner name: MICRON TECHNOLOGY, INC., 2805 EAST COLUMBIA ROAD,
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:VOSHELL, THOMAS;SHAFFER, JAMES M.;REEL/FRAME:005555/0632
Effective date: 19901112
Owner name: MICRON TECHNOLOGY, INC., 2805 EAST COLUMBIA ROAD,
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:MAURITZ, KARL H.;REEL/FRAME:005555/0636
Effective date: 19901109
|23 juin 1997||FPAY||Fee payment|
Year of fee payment: 4
|14 juin 2001||FPAY||Fee payment|
Year of fee payment: 8
|7 juin 2005||FPAY||Fee payment|
Year of fee payment: 12