Recherche Images Maps Play YouTube Actualités Gmail Drive Plus »
Connexion
Les utilisateurs de lecteurs d'écran peuvent cliquer sur ce lien pour activer le mode d'accessibilité. Celui-ci propose les mêmes fonctionnalités principales, mais il est optimisé pour votre lecteur d'écran.

Brevets

  1. Recherche avancée dans les brevets
Numéro de publicationUS5316979 A
Type de publicationOctroi
Numéro de demandeUS 08/038,879
Date de publication31 mai 1994
Date de dépôt29 mars 1993
Date de priorité16 janv. 1992
État de paiement des fraisPayé
Autre référence de publicationUS5198390
Numéro de publication038879, 08038879, US 5316979 A, US 5316979A, US-A-5316979, US5316979 A, US5316979A
InventeursNoel C. MacDonald, Zuoying L. Zhang
Cessionnaire d'origineCornell Research Foundation, Inc.
Exporter la citationBiBTeX, EndNote, RefMan
Liens externes: USPTO, Cession USPTO, Espacenet
RIE process for fabricating submicron, silicon electromechanical structures
US 5316979 A
Résumé
A reactive ion etching process is used for the fabrication of submicron, single crystal silicon, movable mechanical structures and capacitive actuators. The reactive ion etching process gives excellent control of lateral dimensions while maintaining a large vertical depth in the formation of high aspect-ratio freely suspended single crystal silicon structures. The silicon etch process is independent of crystal orientation and produces controllable vertical profiles.
Images(1)
Previous page
Next page
Revendications(7)
What is claimed is:
1. A reactive ion etching process for fabricating a high aspect ratio, submicron, released, single crystal silicon electromechanical structure independently of crystal orientation, comprising:
forming a patterned etch mask on a top surface of a single crystal silicon substrate, the etch mask defining a structure of arbitrary shape to be formed in said substrate, said shape being independent of crystal orientation in said substrate;
transferring the pattern of said etch mask to said substrate and forming by reactive ion etching trenches defining the structure to be fabricated in the substrate, said etching step forming trenches having bottom walls and vertical side walls;
forming an electrically insulating silicon dioxide layer on exposed surfaces of said silicon substrate, the exposed surfaces including said vertical side walls of said trenches;
forming metal electrodes on selected portions of said vertical side walls;
selectively removing said silicon dioxide insulating layer from said bottom walls of said trenches to expose said single crystal silicon substrate; and
reactive ion etching the exposed bottom wall substrate to undercut and to mechanically release said defined structure from said substrate to thereby produce a high aspect ratio, released, single crystal silicon structure having vertical side walls, said released structure being relatively movable with respect to said substrate.
2. The process of claim 1, wherein the step of forming metal electrodes includes depositing on said silicon dioxide layer a conformal layer of metal;
producing an electrode pattern on said layer of metal; and
selectively removing said deposited metal to produce said electrodes on at least selected portions of said vertical side walls.
3. The process of claim 2, wherein the step of forming a patterned etch mask includes reactive ion etching of a silicon dioxide mask layer on the surface of said substrate through a patterned photoresist material.
4. The process of claim 3, wherein the step of transferring the pattern of said etch mask to said substrate includes reactive ion etching of said mask.
5. The process of claim 4, wherein the step of reactive ion etching said substrate to form said trenches includes Cl.sub.2 BCl.sub.3 reactive ion etching.
6. The process of claim 5, wherein the step of undercutting and releasing said defined structure includes SF.sub.6 /O.sub.2 reactive ion etching.
7. The process of claim 6, wherein the step of depositing a conformal layer of metal includes sputter deposition of aluminum.
Description

This invention was made with Government support under Grant Nos. ECS-8805866 and ECS-8815775, awarded by the National Science Foundation. The Government has certain rights in the invention.

This is a continuation of copending application Ser. No. 821,944 filed Jan. 16, 1992, now U.S. Pat. No. 5,198,390.

BACKGROUND OF THE INVENTION

The present invention relates, in general, to a new process for the fabrication of submicron, single crystal silicon, movable mechanical structures, and more particularly to a simplified reactive ion etching (RIE) process which is independent of crystal orientation and which produces controllable vertical profiles in the silicon.

Recent developments in micromechanics have successfully led to the fabrication of microactuators utilizing processes which have involved either bulk or surface micromachining. The most popular surface micromachining process has used polysilicon as the structural layer in which the mechanical structures are formed. For such a polysilicon process, a sacrificial layer is deposited on a silicon substrate prior to the deposition of the polysilicon layer. The mechanical structures are defined in the polysilicon, and then the sacrificial layer is etched partially or completely down to the silicon substrate to free the polysilicon movable mechanical structures. The present polysilicon technology is not easily scaled for the formation of submicron, high aspect-ratio mechanical structures, because it is difficult to deposit fine-grain polysilicon films to the required thickness.

Some bulk micromachining processes can yield mechanical single crystal silicon structures using wet chemical etchants such as EDP, KOH, and hydrazine to undercut single crystal silicon structures from a silicon wafer. However, such processes are dependent on crystal orientation within the silicon wafer, and for this and other reasons the type, shape and size of the structures that can be fabricated with the wet chemical etch techniques are severely limited.

The use of single-crystal materials for mechanical structures can be beneficial, since these materials have fewer defects, no grain boundaries and therefore should scale to submicron dimensions and retain their structural and mechanical properties. Also, the use of single-crystal materials, particularly single crystal silicon and gallium arsenide, to produce mechanical sensors and actuators can facilitate and optimize electronic and photonic system integration. For example, single crystal silicon (SCS) structures having a very small mass, in the range of 2 cycles with a vibrational amplitude of plus or minus 200 nm. Accordingly, the fabrication of submicron mechanical structures with high aspect ratios is highly desirable.

SUMMARY OF THE INVENTION

It is, therefore, an object of the present invention to provide suspended, single crystal silicons mechanical structures and actuators utilizing a new fabrication technique.

It is another object of the invention to fabricate high aspect-ratio, single crystal mechanical structures having feature sizes as small as 250 nm and wherein the structures may have any arbitrary structural orientation on a silicon wafer.

A still further object of the present invention is to provide a new reactive ion etching process to produce single crystal silicon mechanical structures and actuators having feature sizes in the range of 250 nm are produced.

A still further object of the invention is to provide suspended, SCS micro-mechanical structures and actuators having integrated, side-drive capacitor actuators formed through a metallization process which complements the silicon RIE processes used to form the movable SCS structures.

Briefly, the present invention is directed to a new and unique process sequence for fabricating suspended, single crystal silicon micro-mechanical structures and actuators. The process, known as a single crystal reactive etch and metallization process (SCREAM), provides a significant advantage in the manufacture of such structures since no thick film deposition process is required. Instead, reactive ion etching (RIE) processes are used to fabricate released SCS structures with lateral feature sizes down to 250 nm and with arbitrary structure orientation on an SCS wafer. The SCREAM process includes options to make integrated, side-drive capacitor actuators, the capacitor actuators being formed by means of a compatible high step-coverage metallization process using aluminum sputter deposition and isotropic aluminum dry etching. The metallization process is used to form side-drive electrodes and complements the silicon RIE processes used to form these structures.

In general, the SCREAM process defines mechanical structures with one mask, with the structures being etched from a substrate. In one embodiment of the invention, the starting substrate is a silicon wafer on which a layer of silicon dioxide approximately 400 nm thick is thermally grown, this material then being available for use as an etch mask. The pattern to produce free standing SCS structures is created using photolithography in a photoresist spun on the silicon dioxide layer, and this photoresist pattern is transferred to the silicon dioxide by a reactive ion etching step. The photoresist is then stripped and the silicon dioxide pattern is transferred to the silicon substrate using a second RIE process, forming trenches and islands in accordance with the desired structural features in the silicon. Thereafter, contact windows may be opened in the silicon dioxide to allow electrical contact to both the silicon substrate and the movable silicon structures, and thereafter a 400 nm layer of aluminum is conformally deposited using DC magnetron sputter deposition. This aluminum makes electrical contact with the silicon substrate and with the movable silicon structures through the contact windows, while the remainder is deposited on the silicon dioxide layer. A photoresist is used to re-fill the etched silicon trenches following this aluminum sputter deposition and thereafter aluminum side electrode patterns are produced in the photoresist through the use of photolithography. This pattern is then transferred to the aluminum layer by means of an isotropic RIE, with the photolithography and the RIE steps producing smooth edges on the aluminum pattern.

After the aluminum electrodes are patterned, an etching step removes the silicon dioxide on the bottoms of the trenches, while leaving the silicon dioxide on the top and side walls of the structures previously defined in the substrate. The silicon mechanical structures are released from the silicon substrate using a further RIE process, with the top and side walls of the structures being protected by the silicon dioxide mask during undercutting. Finally, the resist which was used for the aluminum patterning is stripped from the structure by a suitable plasma etch.

The foregoing process can be used to fabricate complex shapes, including circular, triangular and rectangular structures, in single crystal silicon. Such structures can include integrated, high aspect-ratio and conformable capacitor actuators, as required. Thus, it is possible to form suspended SCS structures with complex shapes from a silicon wafer through a simplified RIE process.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and additional objects, features and advantages of the present invention will become apparent to those of skill in the art from the following more detailed description of the invention taken in conjunction with the accompanying drawings, in which:

FIGS. 1A-1F illustrate in diagrammatic form the fabrication of a silicon cantilever beam from a silicon wafer and the provision of aluminum electrodes thereon, the process utilizing silicon dioxide for electrical insulation and for providing top and sidewall etching masks.

DESCRIPTION OF PREFERRED EMBODIMENTS

In accordance with the present invention a single crystal reactive etch and metallization process is used to fabricate a variety of complex circular, triangular or rectangular structures in single crystal silicon. In this process, mechanical structures are defined with one mask and are then etched from a silicon wafer. The process steps of the invention for fabricating single crystal silicon electro-mechanical structures are diagrammatically illustrated in FIGS. 1A through 1F, to which reference is now made. These figures show the process sequence for the fabrication of a straight cantilever beam and integrated aluminum electrodes adjacent each side of the beam, but it will be understood that various other shapes can be fabricated by the same process.

As illustrated in FIG. 1A, the starting substrate 10 includes, in a preferred form of the invention, an arsenic doped, 0.005 ohm-cm, N-type (100) silicon wafer 12. A layer of silicon dioxide 14 which may be 400 nm thick, for example, is thermally grown on the top surface of silicon wafer 12. This silicon dioxide layer 14 is used as an etch mask, and accordingly this layer is patterned in the shape of the desired mechanical structure. This is done utilizing a conventional photolithographic process on a photoresist layer 16 which is spun onto the silicon dioxide layer 14. The desired pattern 17 is photolithographically produced in the photoresist layer 16, as indicated by dotted lines in FIG. 1A, with a minimum lateral feature size for the structure, such as the cantilever beam structure defined by this process, being 400 nm.

As illustrated in FIG. 1B, the photoresist pattern 17 is transferred to the silicon dioxide layer 14 by reactive ion etching (RIE) in a CHF.sub.3 plasma. The photoresist layer 16 is then stripped, using an O.sub.2 barrel asher, and the pattern in the silicon dioxide layer 14 is subsequently transferred to the silicon substrate 12 using a Cl.sub.2 /BCl.sub.3 reactive ion etching process. The etch depth in the illustrated embodiment is 3.5 micrometers and the process leaves a 320 nm thick silicon dioxide layer 14 on the top of the silicon steps. As illustrated, the etch mask defines a pair of trenches 18 and 20 in the surrounding silicon, the trenches being disposed on opposite sides of an island 22 and defining the width, length, depth and shape of the island. The RIE etching process produces vertical, opposed side walls 24 and 25 and a bottom wall 26 defining trench 18 and vertical, opposed side walls 28 and 29 and bottom wall 30 defining trench 20, with walls 25 and 28 defining the island 22, from which the cantilever beam is to be formed. The trenches produce a stepped top surface on the silicon wafer 12.

Following the silicon etch of FIG. 1B, a side wall silicon dioxide layer 32 is thermally grown in a conventional furnace at 1000 all of the exposed surfaces. Thus, as illustrated in FIG. 1C, layer 32 covers the silicon dioxide layer 14 on the horizontal top surface of the wafer 10, covers the bottom walls 26 and 30 and covers the side walls 24, 25, 28 and 29 of trenches 18 and 20. The oxidation process consumes a portion of the silicon material 12, thereby reducing the thickness of the island 22 between walls 25 and 28 and at the same time increasing the distance between walls 24 and 25 and between walls 28 and 29. This reduction of the lateral dimensions of the single crystal silicon structure, by consumption of some of the surface material, reduces the effect of any damage to the side walls that might have been caused during the Cl.sub.2 /BCl.sub.3 etching process described above with respect to FIG. 1B.

As illustrated in FIG. 1D, the next step in the fabrication process is the deposition of a 400 nm thick layer 34 of aluminum. This layer is conformally deposited over all of the exposed surfaces by means of, for example, DC magnetron sputter deposition. This layer of aluminum covers the silicon dioxide layer 32.

Although in FIG. 1D the aluminum layer 34 is shown as being deposited over the silicon dioxide layer 32, it may be desirable to provide selected contact windows, or apertures, in the silicon dioxide layer 32 prior to the aluminum deposition step. Such windows can be formed by means of a second photoresist and photolithographic step (not illustrated) to pattern the location of points where electrical contact is to be made with the underlying silicon substrate 12, and by etching through the silicon dioxide layer 32 (and layer 14 where required), to expose the silicon substrate at desired locations. Thereafter, when the aluminum layer 34 is deposited on the wafer 10, the aluminum will make electrical contact with the silicon substrate through these defined windows. Such contact can be made on the island 22 or on the adjacent silicon steps generally indicated at 36 and 37.

After the aluminum layer 34 has been deposited, a photoresist material 38 is applied to the wafer to re-fill the etched silicon trenches 18 and 20 (FIG. 1D). The photoresist material is patterned through conventional photolithography and the pattern 39 is transferred to the aluminum layer 34 from the resist by an isotropic reactive ion etching step using a Cl.sub.2 /BCl.sub.3 plasma. This patterning and etching, process leaves aluminum electrodes such as the electrodes 40 and 42 on the walls 24 and 29, respectively (FIG. 1E) while removing the aluminum from remaining surfaces. The photolithography and the Cl.sub.2 reactive ion etching steps produce smooth edges on the aluminum contact regions over the topography of the wafer, which may include any number of trenches such as trenches 18 and 20. This process removes the aluminum isotropically where the photoresist pattern had been developed.

Upon completion of the patterning and formation of the aluminum electrodes illustrated in FIG. 1E, a CF.sub.4 plasma is used to etch the exposed silicon dioxide layer 32 on the bottom walls 26 and 30 of the trenches, while leaving the silicon dioxide on the top surfaces of the steps 36 and 37 and on the side walls 24, 25, 28 and 29. Upon removal of the silicon dioxide layer 32 from the bottom walls 26 and 30, an SF.sub.6 /O.sub.2 reactive ion etching process is used to undercut the island 22 by etching back the silicon substrate 12 at the bottoms of the trenches. This process undercuts the island 22 below the protective mask provided by the silicon dioxide layer 32 on walls 25 and 28 to thereby release the island 22 to form cantilever beam structure such as the released beam 44 generally indicated in FIG. 1F. The undercutting process produces undercut cavities 50 and 52 in the silicon substrate material 12, the undercutting action producing opposed, spaced ridges 54 and 56 on the bottom of beam 44 and on the bottom surface 58 of the cavities. As noted, the cavities are formed through the adjoining trenches 18 and 20 with the etching process continuing beneath the protective layers of the silicon dioxide 32 on the side walls to undercut not only the island 22 to form the released beam 44, but also to undercut the side walls 24 and 29, as illustrated in FIG. 1F.

As a final step, the photoresist used for the aluminum patterning is stripped by an O.sub.2 plasma etch.

The contact plates formed by the foregoing process, such as the plates 40 and 42, may be used as capacitor plates to form conformable capacitor actuators for the beam 44. These capacitor plates can be formed at any desired location along the length of the beam and on the opposed side walls for control of the operation of the beam or for sensing its motion. Such contacts can be used in a variety of locations for controlling or sensing the motion of a wide range of mechanical structures.

The silicon etch process described above is independent of crystal orientation, so that the vertical profiles of walls are controllable to permit the formation of high aspect-ratio freely suspended single crystal silicon microstructures. The process provides excellent control of lateral dimensions (0.2 μm to about 2 μm) while permitting a large vertical depth (1 μm to about 4 μm). The process also incorporates steps which allow formation of vertical, 4 μm deep, aluminum capacitor plates for use as actuators or motion sensors. Two-dimensional x-y micro-stages and circular SCS structures have been fabricated using this process, and such devices have produced a displacement of .+-.6 μm in x and y directions with the application of 40v DC to either or both x-y actuators. The process permits the use of stiffness as low as 10.sup.-2 N/m in the released structure.

It will be apparent to those of skill in the art that variations and modifications may be made in the foregoing process, without departing from the true spirit and scope of the invention. For example, although the invention has been described with respect to a single crystal silicon material, other materials such as gallium arsenide may be used.

Citations de brevets
Brevet cité Date de dépôt Date de publication Déposant Titre
US3672985 *5 mai 197027 juin 1972Westinghouse Electric CorpConductor elements spaced from microelectronic component surface and methods of making the same
US4437226 *16 déc. 198220 mars 1984Rockwell International CorporationProcess for producing NPN type lateral transistor with minimal substrate operation interference
US4670092 *18 avr. 19862 juin 1987Rockwell International CorporationMethod of fabricating a cantilever beam for a monolithic accelerometer
US4685198 *25 juil. 198511 août 1987Matsushita Electric Industrial Co., Ltd.Method of manufacturing isolated semiconductor devices
US4740410 *28 mai 198726 avr. 1988The Regents Of The University Of CaliforniaMicromechanical elements and methods for their fabrication
US4776924 *14 sept. 198711 oct. 1988Commissariat A L'energie AtomiqueProcess for the production of a piezoresistive gauge and to an accelerometer incorporating such a gauge
US4783821 *25 nov. 19878 nov. 1988The Regents Of The University Of CaliforniaIC processed piezoelectric microphone
US4845048 *7 nov. 19884 juil. 1989Matsushita Electric Industrial Co., Ltd.Method of fabricating semiconductor device
US4853348 *22 déc. 19871 août 1989Mitsubishi Denki Kabushiki KaishaProcess for manufacture of a semiconductor memory device
US4980317 *21 mars 198925 déc. 1990International Business Machines CorporationMethod of producing integrated semiconductor structures comprising field-effect transistors with channel lengths in the submicron range using a three-layer resist system
US5072288 *21 févr. 198910 déc. 1991Cornell Research Foundation, Inc.Microdynamic release structure
Citations hors brevets
Référence
1"Anisotropic Reactive Ion Etching of Aluminum Using Cl.sub.2, BCl.sub.3, and CH.sub.4 Gases" Lutze et al, J. Electrochem. Soc. vol. 137, No. 1, Jan. 1990 pp. 249-252.
2"Anistotropic Reactive Ion Etching of MoSi.sub.2 and In Situ Doped n+ and p+ Polysilicon Using Cl.sub.2 and BCl.sub.3 " Mele et al, J. Electrochem. Soc.: Solid-State Science and Technology, Sep. 1988, pp. 2373-2378.
3"Fabrication of High Frequency Two-Dimensional Nanoactuators for Scanned Probe Devices", Yao et al Journal of Microelectromechanical Systems, vol. 1, No. 1, Mar. 1992, pp. 14-22.
4"Formation of Submicron Silicon-On-Insulator Structures by Lateral Oxidation of Substrate-Silicon Islands" Arney et al, J. Vac. Sci. Technol. B 6 (1) Jan./Feb. 1988, pp. 341-345.
5"Nanostructures in Motion" Yao et al, Nanostructures and Mesoscopic Systems Wiley P. Kirk and Mark Reed, Eds. Academic Press, Dec. 1991, pp. 1-9.
6"New SOI CMOS Process with Selective Oxidation" Kubota et al IEDM 86, pp. 814-816.
7 *Anisotropic Reactive Ion Etching of Aluminum Using Cl 2 , BCl 3 , and CH 4 Gases Lutze et al, J. Electrochem. Soc. vol. 137, No. 1, Jan. 1990 pp. 249 252.
8 *Anistotropic Reactive Ion Etching of MoSi 2 and In Situ Doped n and p Polysilicon Using Cl 2 and BCl 3 Mele et al, J. Electrochem. Soc.: Solid State Science and Technology, Sep. 1988, pp. 2373 2378.
9 *Fabrication of High Frequency Two Dimensional Nanoactuators for Scanned Probe Devices , Yao et al Journal of Microelectromechanical Systems, vol. 1, No. 1, Mar. 1992, pp. 14 22.
10 *Formation of Submicron Silicon On Insulator Structures by Lateral Oxidation of Substrate Silicon Islands Arney et al, J. Vac. Sci. Technol. B 6 (1) Jan./Feb. 1988, pp. 341 345.
11 *Nanostructures in Motion Yao et al, Nanostructures and Mesoscopic Systems Wiley P. Kirk and Mark Reed, Eds. Academic Press, Dec. 1991, pp. 1 9.
12 *New SOI CMOS Process with Selective Oxidation Kubota et al IEDM 86, pp. 814 816.
Référencé par
Brevet citant Date de dépôt Date de publication Déposant Titre
US5628917 *3 févr. 199513 mai 1997Cornell Research Foundation, Inc.Masking process for fabricating ultra-high aspect ratio, wafer-free micro-opto-electromechanical structures
US5658816 *27 févr. 199519 août 1997International Business Machines CorporationMethod of making DRAM cell with trench under device for 256 Mb DRAM and beyond
US5770465 *21 juin 199623 juin 1998Cornell Research Foundation, Inc.Trench-filling etch-masking microfabrication technique
US5789265 *12 févr. 19974 août 1998Kabushiki Kaisha ToshibaMethod of manufacturing blue light-emitting device by using BCL3 and CL2
US5804314 *22 mars 19948 sept. 1998Hewlett-Packard CompanySilicon microstructures and process for their fabrication
US5856722 *23 déc. 19965 janv. 1999Cornell Research Foundation, Inc.Microelectromechanics-based frequency signature sensor
US5862003 *20 juin 199619 janv. 1999Saif; Muhammad T. A.Micromotion amplifier
US5940678 *11 sept. 199717 août 1999United Microelectronics Corp.Method of forming precisely cross-sectioned electron-transparent samples
US5949182 *3 juin 19967 sept. 1999Cornell Research Foundation, Inc.Light-emitting, nanometer scale, micromachined silicon tips
US5998816 *10 sept. 19977 déc. 1999Mitsubishi Denki Kabushiki KaishaSensor element with removal resistance region
US6000280 *23 mars 199814 déc. 1999Cornell Research Foundation, Inc.Drive electrodes for microfabricated torsional cantilevers
US6025208 *27 août 199715 févr. 2000The Board Of Trustees Of The Leland Stanford Junior UniversityMethod of making electrical elements on the sidewalls of micromechanical structures
US6073484 *19 juil. 199613 juin 2000Cornell Research Foundation, Inc.Microfabricated torsional cantilevers for sensitive force detection
US6084257 *24 mai 19954 juil. 2000Lucas NovasensorSingle crystal silicon sensor with high aspect ratio and curvilinear structures
US6087701 *23 déc. 199711 juil. 2000Motorola, Inc.Semiconductor device having a cavity and method of making
US6093330 *2 juin 199725 juil. 2000Cornell Research Foundation, Inc.Microfabrication process for enclosed microstructures
US6149190 *3 avr. 199821 nov. 2000Kionix, Inc.Micromechanical accelerometer for automotive applications
US617033219 avr. 20009 janv. 2001Cornell Research Foundation, Inc.Micromechanical accelerometer for automotive applications
US61805364 juin 199830 janv. 2001Cornell Research Foundation, Inc.Suspended moving channels and channel actuators for microfluidic applications and method for making
US61998747 déc. 199513 mars 2001Cornell Research Foundation Inc.Microelectromechanical accelerometer for automotive applications
US629192225 août 199918 sept. 2001Jds Uniphase, Inc.Microelectromechanical device having single crystalline components and metallic components
US631679623 mai 199613 nov. 2001Lucas NovasensorSingle crystal silicon sensor with high aspect ratio and curvilinear structures
US635518116 mars 199912 mars 2002Surface Technology Systems PlcMethod and apparatus for manufacturing a micromechanical device
US639951629 oct. 19994 juin 2002Massachusetts Institute Of TechnologyPlasma etch techniques for fabricating silicon structures from a substrate
US640230127 oct. 200011 juin 2002Lexmark International, IncInk jet printheads and methods therefor
US640987624 avr. 199825 juin 2002Surface Technology Systems, PlcApparatus for etching a workpiece
US646239112 oct. 20008 oct. 2002Cornell Research Foundation, Inc.Suspended moving channels and channel actuators for microfluidic applications and method for making
US654486321 août 20018 avr. 2003Calient Networks, Inc.Method of fabricating semiconductor wafers having multiple height subsurface layers
US656310614 août 200113 mai 2003Calient Networks, Inc.Micro-electro-mechanical-system (MEMS) mirror device and methods for fabricating the same
US6569702 *19 juin 200127 mai 2003Chromux Technologies, Inc.Triple layer isolation for silicon microstructure and structures formed using the same
US657413025 juil. 20013 juin 2003Nantero, Inc.Hybrid circuit having nanotube electromechanical memory
US6605487 *20 déc. 200112 août 2003Infineon Technologies AktiengesellschaftMethod for the manufacture of micro-mechanical components
US662803926 juin 200130 sept. 2003Memscap, S.A.Microelectromechanical device having single crystalline components and metallic components
US662804116 mai 200030 sept. 2003Calient Networks, Inc.Micro-electro-mechanical-system (MEMS) mirror device having large angle out of plane motion using shaped combed finger actuators and method for fabricating the same
US664316525 juil. 20014 nov. 2003Nantero, Inc.Electromechanical memory having cell selection circuitry constructed with nanotube technology
US670640223 avr. 200216 mars 2004Nantero, Inc.Nanotube films and articles
US675320128 mai 200222 juin 2004Denso CorporationMethod of manufacturing semiconductor device capable of sensing dynamic quantity
US67536382 févr. 200122 juin 2004Calient Networks, Inc.Electrostatic actuator for micromechanical systems
US675624727 févr. 200229 juin 2004Timothy J. DavisIntegrated large area microstructures and micromechanical devices
US676205616 mai 200113 juil. 2004Protiveris, Inc.Rapid method for determining potential binding sites of a protein
US676761419 déc. 200127 juil. 2004Wolfgang M. J. HofmannMultiple-level actuators and clamping devices
US678402828 déc. 200131 août 2004Nantero, Inc.Methods of making electromechanical three-trace junction devices
US682596729 sept. 200030 nov. 2004Calient Networks, Inc.Shaped electrodes for micro-electro-mechanical-system (MEMS) devices to improve actuator performance and methods for fabricating the same
US683559123 avr. 200228 déc. 2004Nantero, Inc.Methods of nanotube films and articles
US68364245 mars 200328 déc. 2004Nantero, Inc.Hybrid circuit having nanotube electromechanical memory
US68877327 mai 20013 mai 2005Applied Materials, Inc.Microstructure devices, methods of forming a microstructure device and a method of forming a MEMS device
US690639430 mai 200314 juin 2005Denso CorporationMethod of manufacturing semiconductor device capable of sensing dynamic quantity
US691168228 déc. 200128 juin 2005Nantero, Inc.Electromechanical three-trace junction devices
US691959225 juil. 200119 juil. 2005Nantero, Inc.Electromechanical memory array using nanotube ribbons and method for making same
US694292111 févr. 200413 sept. 2005Nantero, Inc.Nanotube films and articles
US697959015 avr. 200427 déc. 2005Nantero, Inc.Methods of making electromechanical three-trace junction devices
US705675820 mai 20046 juin 2006Nantero, Inc.Electromechanical memory array using nanotube ribbons and method for making same
US7088030 *6 mai 20048 août 2006Walsin Lihwa CorporationHigh-aspect-ratio-microstructure (HARM)
US709857127 janv. 200429 août 2006Calient Networks, Inc.Electrostatic actuator for microelectromechanical systems and methods of fabrication
US712004724 oct. 200310 oct. 2006Segal Brent MDevice selection circuitry constructed with nanotube technology
US716648814 avr. 200423 janv. 2007The Regents Of The University Of CaliforniaMetal MEMS devices and methods of making same
US717650517 mars 200413 févr. 2007Nantero, Inc.Electromechanical three-trace junction devices
US717967428 déc. 200420 févr. 2007Stmicroelectronics, Inc.Bi-directional released-beam sensor
US726182627 janv. 200428 août 2007Calient Networks, Inc.Electrostatic actuator for microelectromechanical systems and methods of fabrication
US726499013 déc. 20044 sept. 2007Nantero, Inc.Methods of nanotubes films and articles
US727407822 juin 200525 sept. 2007Nantero, Inc.Devices having vertically-disposed nanofabric articles and methods of making the same
US729801625 mai 200420 nov. 2007Nantero, Inc.Electromechanical memory array using nanotube ribbons and method for making same
US730435729 juil. 20054 déc. 2007Nantero, Inc.Devices having horizontally-disposed nanofabric articles and methods of making the same
US733539513 janv. 200326 févr. 2008Nantero, Inc.Methods of using pre-formed nanotubes to make carbon nanotube films, layers, fabrics, ribbons, elements and articles
US73355288 déc. 200426 févr. 2008Nantero, Inc.Methods of nanotube films and articles
US734281813 oct. 200411 mars 2008Nantero, Inc.Hybrid circuit having nanotube electromechanical memory
US735370628 déc. 20048 avr. 2008Stmicroelectronics, Inc.Weighted released-beam sensor
US739709725 nov. 20038 juil. 2008Stmicroelectronics, Inc.Integrated released beam layer structure fabricated in trenches and manufacturing method thereof
US752173615 juin 200621 avr. 2009Nantero, Inc.Electromechanical three-trace junction devices
US756013613 janv. 200314 juil. 2009Nantero, Inc.Methods of using thin metal layers to make carbon nanotube films, layers, fabrics, ribbons, elements and articles
US756647813 janv. 200328 juil. 2009Nantero, Inc.Methods of making carbon nanotube films, layers, fabrics, ribbons, elements and articles
US756941122 janv. 20074 août 2009The Regents Of The University Of CaliforniaMetal MEMS devices and methods of making same
US77283393 mai 20021 juin 2010Calient Networks, Inc.Boundary isolation for microelectromechanical devices
US77458109 févr. 200429 juin 2010Nantero, Inc.Nanotube films and articles
US79150662 sept. 200829 mars 2011Nantero, Inc.Methods of making electromechanical three-trace junction devices
US7932106 *2 août 200626 avr. 2011Cree, Inc.Light emitting diode with high aspect ratio submicron roughness for light extraction and methods of forming
US798990621 nov. 20062 août 2011Stmicroelectronics, Inc.Bi-directional released-beam sensor
US810197611 sept. 200724 janv. 2012Nantero Inc.Device selection circuitry constructed with nanotube ribbon technology
US8129805 *14 avr. 20106 mars 2012Richwave Technology Corp.Microelectromechanical system (MEMS) device and methods for fabricating the same
US20110175177 *14 avr. 201021 juil. 2011Richwave Technology Corp.Microelectromechanical system (mems) device and methods for fabricating the same
CN100573828C6 juil. 200523 déc. 2009昭和电工株式会社;国立大学法人东北大学Plasma treatment method and plasma etching method
CN102134054B7 mai 201012 juin 2013鑫创科技股份有限公司Method for fabricating MEMS device
CN102145874B9 févr. 201019 févr. 2014立积电子股份有限公司微机电装置及其制造方法
EP1547969A2 *19 nov. 200429 juin 2005STMicroelectronics, Inc.Integrated released beam layer structure fabricated in trenches and manufacturing method thereof
WO1999049506A1 *16 mars 199930 sept. 1999Surface Tech Sys LtdMethod and apparatus for manufacturing a micromechanical device
WO2001015184A1 *7 août 20001 mars 2001Cronos Integrated MicrosystemsMicroelectromechanical device having single crystalline components and metallic components and associated fabrication methods
WO2004102634A2 *14 avr. 200425 nov. 2004Univ CaliforniaMetal mems devices and methods of making same
WO2006004224A1 *6 juil. 200512 janv. 2006Showa Denko KkPlasma treatment method and plasma etching method
Classifications
Classification aux États-Unis438/52, 257/E21.218, 148/DIG.50, 257/E21.232, 216/2, 148/DIG.51, 438/666, 438/702
Classification internationaleB81C1/00, H01L21/3065, H01L21/308, B81B3/00, H01H1/00
Classification coopérativeY10S148/05, Y10S148/051, H01H1/0036, B81C2201/0132, H01L21/3065, H01L21/3081, B81C1/00619, B81C1/0015, B81C2201/053
Classification européenneB81C1/00F8R, H01L21/308B, H01L21/3065, H01H1/00M, B81C1/00C4C
Événements juridiques
DateCodeÉvénementDescription
18 mai 2010ASAssignment
Owner name: NATIONAL SCIENCE FOUNDATION,VIRGINIA
Free format text: CONFIRMATORY LICENSE;ASSIGNOR:CORNELL UNIVERSITY;REEL/FRAME:024401/0978
Effective date: 19930329
30 nov. 2005FPAYFee payment
Year of fee payment: 12
28 avr. 2005ASAssignment
Owner name: CALIENT OPTICAL COMPONENTS, INC., NEW YORK
Free format text: RELEASE AGREEMENT;ASSIGNOR:PENTECH FINANCIAL SERVICES, INC.;REEL/FRAME:016182/0031
Effective date: 20040831
Free format text: RELEASE AGREEMENT;ASSIGNORS:VENTURE LENDING;LEASING III, INC.;REEL/FRAME:016172/0341
Effective date: 20040825
Owner name: CALIENT OPTICAL COMPONENTS, INC. 22 THORNWOOD DRIV
Free format text: RELEASE AGREEMENT;ASSIGNORS:VENTURE LENDING /AR;REEL/FRAME:016172/0341
Free format text: RELEASE AGREEMENT;ASSIGNOR:PENTECH FINANCIAL SERVICES, INC. /AR;REEL/FRAME:016182/0031
26 oct. 2001ASAssignment
Owner name: PENTECH FINANCIAL SERVICES, INC., CALIFORNIA
Free format text: SECURITY INTEREST;ASSIGNOR:CALIENT OPTICAL COMPONENTS, INC.;REEL/FRAME:012252/0175
Effective date: 20010516
Owner name: PENTECH FINANCIAL SERVICES, INC. SUITE 202 310 WES
Free format text: SECURITY INTEREST;ASSIGNOR:CALIENT OPTICAL COMPONENTS, INC. /AR;REEL/FRAME:012252/0175
9 juil. 2001FPAYFee payment
Year of fee payment: 8
25 juin 2001ASAssignment
Owner name: VENTURE LENDING & LEASING III, INC., AS AGENT, CAL
Free format text: SECURITY AGREEMENT;ASSIGNOR:CALIENT OPTICAL COMPONENTS, INC.;REEL/FRAME:011934/0464
Effective date: 20010516
Owner name: VENTURE LENDING & LEASING III, INC., AS AGENT 2010
Free format text: SECURITY AGREEMENT;ASSIGNOR:CALIENT OPTICAL COMPONENTS, INC. /AR;REEL/FRAME:011934/0464
27 août 1997FPAYFee payment
Year of fee payment: 4