|Numéro de publication||US5467473 A|
|Type de publication||Octroi|
|Numéro de demande||US 08/001,976|
|Date de publication||14 nov. 1995|
|Date de dépôt||8 janv. 1993|
|Date de priorité||8 janv. 1993|
|État de paiement des frais||Caduc|
|Autre référence de publication||EP0605869A1|
|Numéro de publication||001976, 08001976, US 5467473 A, US 5467473A, US-A-5467473, US5467473 A, US5467473A|
|Inventeurs||James A. Kahle, Chin-Cheng Kau|
|Cessionnaire d'origine||International Business Machines Corporation|
|Exporter la citation||BiBTeX, EndNote, RefMan|
|Citations de brevets (24), Citations hors brevets (6), Référencé par (184), Classifications (6), Événements juridiques (5)|
|Liens externes: USPTO, Cession USPTO, Espacenet|
"Data Processing system with Multiple Execution Units Capable of Executing Instructions Out of Sequence", Ser. No. 07/750,132, filed Aug. 26, 1991, assigned to IBM Corporation.
"Method and System for Increased Instruction Synchronization Efficiency in a Superscalar Processor System", filed Jan. 8, 1993, having attorney docket number 08/001,863, assigned to IBM Corporation.
"Method and System for Increased Instruction Dispatch Efficiency in a Superscalar Processor System", filed Jan. 8, 1993, having attorney docket number 08/001,867 assigned to IBM Corporation.
1. Field of the Invention
The present invention generally relates to processing instructions in a computer system. More particularly, a system for processing out of order load and store instructions is provided with the capability to check for the correct execution of load operations relative to store operations.
2. Description of Related Art
Currently, computer systems are generally available that provide for out of order execution of load and store operations. It is known in the art that processing speed is enhanced if store instructions can be executed after the load instructions, i.e. delay executing the store operations as long as possible. However, a problem exists for certain sequences of instructions since data that is to be loaded from a particular memory address may not have had the correct value previously stored therein. In this case, the store instruction must precede the load instruction. The present invention detects this situation and reloads the queue with the required instruction.
U.S. Pat. No. 4,630,195 describes a system for determining data dependency wherein data transfer commands are generated and a register in local storage is assigned to the data being transferred. A tag that identifies the register in which the data is stored and subsequent data transfer is compared to the stored tags to determine any potential dependencies. IBM Technical Disclosure Bulletin Vol. 30, No. 1, June 1987, Pages 191-192, discusses a problem using pipelined architecture wherein during the execution of a store instruction the possibility exists that the data could already be stored in a memory location previously loaded into the pipeline. An expression is derived that will determine if the difference between a program counter and the memory address is equal to one or two, which would be the case if the data is in a memory location already loaded into the pipeline.
U.S. Pat. No. 4,965,716 describes a priority queue wherein elements are kept in a unsorted stack. The stack is searched for the next highest priority element after the highest priority element has been read from a holding register. A priority comparison is implemented to determine the highest priority element. In U.S. Pat. No. 4,574,349 a program instruction calls for transfer of data from a particular main storage location to a general purpose register. This system uses pointers to allow subsequent load instructions involving the same particular main storage location to make data stored in a hardware register immediately available to a central processing unit if the data from the previous load instruction is still stored in one of the hardware registers.
U.S. Pat. No. 4,697,233 ensures data integrity by including a compare stack in a computer system having a pipelined architecture. The stack structure is partially duplexed such that a predetermined number of bits of each data word are stored in a compare stack. At readout, the bits are available for comparison to bits stored in the stack registers to determine that proper decoding has occurred, thereby ensuring data integrity of data in the pipeline.
U.S. Pat. No. 4,638,429 discusses a data processing apparatus using pipeline control that includes an Operand Store Conflict (OSC) circuit for detecting if a succeeding instruction uses an operand to be modified by a preceding instruction whose store operation has not been completed. The OSC detects the execution result of an in order store instruction whose store operation has not been completed is utilized as an operand of a fetch instruction which exceeds the store operation. When a conflict is detected and a store operation is the preceding instruction, a control unit aligns the fetched operand to the operand position of the succeeding instruction and merges them accordingly.
The prior art does not provide any type of system which compares load and store operations to allow for out of order execution of instructions. Some conventional systems are capable of determining any data dependency conflicts that may be present prior to the execution of the instructions, but do not compare the sequence of data load and store operations subsequent to execution of the instructions. In fact, it is not possible to detect load and store conflicts prior to execution, since the memory address for the store data is not generated until the store instruction is executed. Conflicts between data load and store operations occur fairly infrequently, however it is essential that these conditions be detected and corrected. Failure to correct these conflicts will result in processing errors, such as incorrect data, and the like. Thus, it can be seen that a need exists for a system that can detect out of order load and store instructions which cause conflicts when executed.
In contrast to the prior art, the present invention provides a system including an instruction cache unit (ICU) and dispatch unit for providing instructions to a processor bus. The dispatch unit is capable of altering the order of the instructions to obtain greater processing efficiency. A completion unit is also included which maintains the order of the instructions as they were provided from the ICU to the dispatch (prior to any reordering). At least one load/store unit is provided for loading instructions to a processing unit, such as a fixed point unit, floating point unit, or the like. Further, load and store queues are provided that include the addresses of the instructions. During execution of the store instruction, the address is compared to the address of previously executed load instructions, in a load queue, which executed out of order ahead of the store. A program counter compares the program number of the store instruction being executed with the program number of the load instruction in the load queue. The present invention then compares the addresses for the load and store instructions, and the program number for these instructions. If the addresses are not the same, then no problem exists. That is, if the addresses are not the same, then no conflict exists between the instructions being compared, because the data is not at the same address in memory. Further, if the address is the same, and the store program number is greater than the load program number then the instructions have been executed in order (the load correctly preceded the store) and no problem exists. However, if the addresses are the same and the load instruction had been incorrectly reordered to precede the store instruction, which is detected since the program number for the store instruction is less than the load instruction, then a problem exists and at least a portion of the instructions must be reordered and re-executed prior to providing them to the system.
Other objects, features and advantages will be apparent to those skilled in the art from the subsequent description taken in conjunction with the attached drawings.
FIG. 1 is a schematic diagram of the components of a system that allows for out of order execution of load and store operations used in conjunction with the present invention;
FIG. 2 is an example of instructions that may be executed out of order to increase processing efficiency;
FIG. 3 shows a block diagram including the load and store queues of the present invention connected to the cache used by the load/store units;
FIG. 4 is an example of a set of instructions that cannot be executed out of order and will be detected by the present invention;
FIG. 5 shows the load queue of the present invention and how the store instructions are compared with the load instructions to determine impermissible out of order conditions; and
FIG. 6 is a flow chart showing the sequence of events that the present invention utilizes in order to detect out of order load and store conflicts.
Referring to FIG. 1, various elements of a processor system are shown. It should be noted that these elements may be included on multiple integrated circuit devices (chip) or incorporated onto a single device. In the preferred embodiment, the processor of the present invention is incorporated on a single chip which is one of the PowerPC processors designed and marketed by the IBM Corporation. (PowerPC is a trademark of the IBM Corp.). However, it will be understood by those skilled in the art that any processing system which includes the capability to alter the order of instructions is contemplated by the scope of the present invention. For example, various models of the IBM RISC System/6000 reduced instruction set computer may be capable of executing floating point instructions out of order and as such, would be capable of using the present invention.
Delaying the execution of store instructions will enhance processor performance since store operations place data, which is the result of manipulation by a processing unit, into a memory location, via a cache, buffer, or the like. On the other hand, load operations put data into the system registers, e.g. a floating point register, to be manipulated by a processing unit, thus performing actual computing operations. Therefore, it can be seen that doing as many load operations as possible, without using machine cycles to store data into memory, will enhance system performance. However, if a load instruction needs to retrieve data from a memory location, and the correct data has not yet been stored to that memory location, then a problem exists. That is, the correct data has not yet been stored to the memory location, due to the out of order instructions. The present invention detects and solves this problem by determining when an impermissible out of order condition exists and then reordering and re-executing the instructions.
FIG. 1, includes an instruction cache unit (ICU) 1 which contains instructions received from an operating system, such as the IBM AIX system (AIX is a trademark of the IBM Corp.), an application program, or the like. These instructions are to be executed by the processing system of the present invention. In particular, at least one floating point unit (FPU) 12 and at least on fixed point unit (FXU) 11 are included and shown in FIG. 1. These processing units are known in the art and described in detail in the IBM RISC System/6000 Technology publication, hereby incorporated by reference. More particularly, the FPU is described at pages 34-42 and the FXU is discussed at pages 24-32.
A dispatch unit 5 and branch processing unit 7 are also included in the system of FIG. 1. The dispatch unit receives instructions from the ICU 1 and organizes these instructions prior to their execution. Dispatch unit 5 determines if there are instruction efficiencies that can be exploited by altering the order of the instructions.
The branch unit 7 operates in conjunction with dispatch unit 5 and is utilized to reduce any pipeline penalty caused by branch instructions. Three types of branch executions are possible, an unconditional branch, a conditional branch that is not taken and a conditional branch that is taken. The unconditional branch and conditional branch which are not taken may not require an apparent machine cycle (zero-cycle branches), while the conditional branch that is taken may have a delay of up to three cycles. It will be understood that the efficiency achieved by the dispatch and branch units, i.e. exploiting the instruction interdependencies, may cause the branch unit to be transparent to the system. In other words, the increased efficiency (cycles saved) makes up for the cycles used by the dispatch and branch units. The branch unit 7 and dispatch unit 5 are described in the IBM RISC System/6000 Technology Publication.
Additionally, dispatch unit 5 operates with branch unit 7 to allow reordering of instructions, prior to their execution. More particularly, the conditional branch instruction may be loaded into an instruction queue (not shown) within dispatch 5 for execution by the branch unit. In an effort to minimize run-time delays in a pipelined processor, such as the superscalar processor of the present invention, the presence of a conditional branch is predicted. If the conditional branch is predicted as "not taken", the sequential instructions in the dispatch unit 5 are simply executed. However, if this prediction is incorrect, the instruction queue in the dispatch unit 5 must be purged of the sequential instructions which follow the conditional branch instructions and target instructions must be fetched from the ICU. Alternately, if the conditional branch is predicted as "taken", then the target instructions are fetched and utilized to follow the conditional branch, if the prediction is resolved as correct. Of course, if the prediction of "taken" is incorrect, the target instructions must be purged and the sequential instructions which follow the conditional branch instruction in program order must be retrieved. In general, the dispatch status of instructions within an instruction buffer, from which the dispatch unit dispatches instructions, is periodically determined. In response to a status of the instructions at the beginning of the instruction buffer, the remaining instructions are shifted within the instruction buffer and a partial group of instructions are loaded into the instruction buffer from the instruction queue, utilizing a selectively controlled multiplex circuit. In this manner, additional instructions may be dispatched to available processing units without requiring a previous group of instructions to be completely dispatched. Thus, the dispatch unit 5 is capable of providing out of order instructions to the processing units shown in FIG. 1, such as the FXU 12 and FPU 11. Previously noted Co-pending Patent Application, "Method and System for Increased Instruction Dispatch Efficiency in a Superscalar Processor System, filed Jan. 8, 1993, having attorney docket number 08/001,867, more fully describes the operation of dispatch unit 5 and is hereby incorporated by reference.
An order queue 3 is provided that will allow the completion logic unit 15 to maintain the sequence of instructions as they are provided from the ICU 1 to the dispatch unit 5. The instructions in the order queue 3 are used as a reference by the completion logic unit 15 to allow reordering of instructions back to their initial sequence, if required. Data bus 2 is utilized to provide instructions to at least one load/store (L/S) unit 9, which is utilized to load and store a general purpose register (GPR) file. The L/S unit 9 retrieves data from the GPR to be loaded into the processing units for execution, e.g. FXU 11 and FPU 12, and stores data that had been manipulated by the processing units into the GPR for subsequent placement into a memory location. An additional data bus 4 is provided that allows the L/S units 9 to communicate with the FXU and FPU, as well as dual port cache 13. This cache 13 is also connected to system memory 21 (FIG. 3) and temporarily stores the data being loaded and stored into the processing units and memory, respectively. Cache 13 is capable of loading and storing two data words from the load/store units 9.
Rename registers 17 allow for the renaming of data prior to its being placed into system registers 19, and provide the ability to more efficiently place data in the system registers 19. These system registers are a set of architecture registers which are organized by number and used to input data to the processing units, such as the FPU and FXU. Once the data is placed in the system registers they are committed to the architecture. However, the rename registers are a temporary pool of system registers which hold the data prior to input to the system registers. If data is placed in the rename registers, it is not yet committed to the architecture and can be removed prior to being input.
FIG. 2 shows some representative instructions that may be executed out of order to improve processing efficiency. Instruction 0 will load data into register R1, e.g. into register corresponding to processing units 11, 12, from memory location (address) A. Instruction 1 then stores new data from register R2 into memory location A, while instruction 2 loads data from memory location B into register R3. Instruction 3 adds the contents of register R1 to the contents of register R3 and places the result in register R4. If the sequence of instructions are executed in this manner, it can be seen that four functional steps are required. That is, one step loads the data from memory A to register R1, a second step stores data from register R2 into memory A, a third step loads data from memory B into register R3, and a fourth step adds the contents of registers R3 and R1 and places the sum in register R4. However, if the instruction sequence is altered, the same functions can be achieved in smaller number of steps. For example, if instruction 1 (store) is placed after the load instructions (0 and 2), then the load instructions can be executed in parallel during a single step. More particularly, instructions 0 and 2 can be executed simultaneously since the dual port cache 13 can retrieve two data words from memory. In this example, the contents of memory location A will be loaded into register R1 and the contents of memory location B will be loaded into register R3 during the first step. Next, instruction 3 adds the contents of registers R1 and R3 and puts the result in register R4 during the second step. Finally, manipulated data is stored into memory location A from register R2 in the third step. Thus, by altering the instruction sequence, the same operations can be performed with less processing time being utilized. The previous example is extremely simple, however those skilled in the art will understand how this type of instruction reordering can provide enormous savings of processing resources.
Referring to FIG. 3, specific elements of the present invention are shown in relation to the cache 13, load/store unit 9 and memory 21, previously described. Load queue 31 is provided for storing the address of load instructions which executed prior to the store instruction, along with the program number of the load instruction, as tracked by a program counter. These load addresses and program numbers are received from the load/store unit 9 and are removed from the load queue 31 when they are committed to the architecture, e.g. no other exception exists or condition, such as a pending interrupt is present. A finish store queue 33 is also interconnected to the load store unit and will maintain the address and program number of executed store instructions which have not yet been committed to the architecture. The address and program number of these executed store instructions are compared to the address and program number, in the load queue, of the load instructions in accordance with the present invention. The address and program number, in finish store queue 33, of store instructions which have been executed but are not yet committed to be stored in memory are placed in finish store queue 33. Next, the results of the store operations (data and address) will be placed in completed store queue 35, when the result is committed to the architecture. The store operations in completed store queue 35 will be placed in memory 21, via cache 13, by the completion logic unit 15. Load queue 31, finish queue 33 and completed store queue 35 are all a part of the queuing system of the processing system of the present invention.
The load queue 31, finish store queue 33 and completed store queue 35 are discrete components of the processing system of the present invention and can be physically located at various locations on the chip. These queues (31, 33, 35) are associated with cache 13 since the addresses stored therein must be provided to the cache so that the data can be retrieved from and stored to the memory 21. In a preferred embodiment of the present invention, the queues 31, 33, 35 are 64-bit registers which are capable of storing approximately 34 sets of addresses and program numbers.
FIG. 4 will now be described to illustrate the problems that can be encountered when certain instructions are executed out of order and why it is necessary to detect this situation.
Instruction 0 adds the contents of certain hardware registers R3 and R4 and places the result into register R1. Instruction 1 then stores the contents of register R1 in memory location A. Next, instruction 2 loads the data from memory A into a register R5, and instruction 3 then adds the contents of register R5 with register R6 and places the result in register R7. Finally, instruction 4 stores the contents of register R7 into memory location A.
However, for this set of instructions a conflict will be created if the processing system, through the dispatch unit 5, reorders the sequence of the instructions. For example, if instructions 1 and 2 are reversed in order to place the store subsequent to the load a conflict will occur. Instruction 0 added the contents of registers R3 and R4 and put the result in register R1. Instruction 2 then loads whatever data is currently in memory A into register R5 and instruction 1 will subsequently store the data in register R1 into memory location A. Instruction 3 again adds the contents of registers R5 and R6 and places the sum into register R7. Therefore, the incorrect data has been loaded into register R5. Whatever data was originally in memory A was loaded in register R5, before the desired data (sum of registers R3 and R4) is placed in memory location A. This will cause the incorrect data to then be added to the contents of register R6 causing incorrect data to be placed in register R7. Thus, it can be seen that it is not always possible to execute store operations subsequent to load operations and detecting this type of condition is needed for systems that have the capability to execute instructions out of order.
FIG. 5 is a schematic representation of the load queue 31. As described previously, the load/store unit 9 will place every load instruction address and program number in the load queue. Then, when a store instruction executes, a comparison is made between the address being generated by the load/store unit 9 during execution of the store instruction and the addresses (corresponding to the load instruction) in the load queue. Additionally, the program number for the store instruction being executed is compared with program numbers 49 of the load instructions in the load queue.
The present invention then determines if the address for the store operation is the same as one of the addresses 47 for a load instruction in the load queue. FIG. 6 illustrates a load queue 31 having five positions for load instruction addresses and program numbers. Of course, five positions is used for illustrative purposes only and a load queue having additional positions is contemplated by the present invention. In any event the store address from L/S 9 is compared to addresses 47 by a comparator 45 and the program number from a program counter in the load/store 9 is compared with the program number 49 for the loads in load queue 31 by comparators 41 and 43. Comparators 41 will determine if the program number from the store instruction is less than the program number of load, and comparators 43 will determine if the store program number is greater than the load program number. The program numbers cannot be equal since the comparison is between loads and stores, which are different instructions. The comparators 45 determine if the address of the store is the same as the address, in the load queue, of the load instruction. In a preferred embodiment of the present invention, comparators 41, 43 and 45 will be implemented in Boolean logic array including a series of and, or, exclusive or, nand, nor gates, or the like. More particularly, specialized circuitry can be utilized for the address comparator which will determine, by using exclusive or (XOR), logic the binary value of the address in the load queue and the binary value of the address being generated for the store. If the values are identical then the circuit will output a binary 1 and if the address values are different, then a binary 0 is output. All of the addresses in the load queue are compared with the generated store address to determine if any identical addresses exist. Similarly, specialized circuitry is also used to determine if the program number for the store instruction is less than the load instruction program numbers in the load queue. In this case, a subtract circuit may be used which will subtract one program number from the other and determine which is less than the other based on whether the resulting value is positive, or negative. For example, if the store program number is subtracted from the load program number and the result is positive, then the store program number is less than the load number. However, if the result is negative, then the store program number is greater than the load program number. In this manner, the present invention is capable of determining whether the store and load instructions are using the same memory, and which of these instructions should execute first. Other embodiments include hardwired implementations and software comparators, particularly microcode, and are all contemplated by the scope of the present invention.
A description of the operation of the present invention will now be described with regard to the flow chart of FIG. 6. At step 1, the instruction set is retrieved from the instruction cache unit 1 and provided to the dispatch unit 5 which then may reorder the instructions to take advantage of any efficiencies, as described above in conjunction with FIG. 2 (step 2). It is then determined at step 3 whether a load or store instruction is being considered. If a load instruction is encountered, then the system proceeds to step 3a where the load instructions are executed. The load/store unit 9 then places the program number and address for the load instructions that have been executed in the load queue 31 at step 4. However, if a store instruction has been encountered at step 3, then the system jumps to step 5 and the store instructions are executed. A comparison is then made between the address generated during execution of the store instruction and the load addresses in the load queue (step 6). If at the step 6, it is determined that the store addresses and load addresses are not equal, then the system proceeds to step 7 and continues execution of instructions. On the other hand, if the comparison of step 6 determines that the store address equals one of the load addresses in the load queue, then another comparison is made, at step 8, to determine if the program number for the store instruction is less than the program number. If the store program number is greater than the load program number, then the load operation properly occurred prior to the store operation for that memory address and no conflict exists. The operation then proceeds to step 7 and execution of instructions continues. However, if the store program number is less than the load program number, then it must be greater than the load program number (since they cannot be equal). In this case, a conflict exists and the system proceeds to step 9 which marks the load as incorrectly executed and places the load instructions back in their original order. This reordering back to the original sequence is possible since the completion logic unit has maintained a record of the original sequence in which the instructions are provided from ICU 1 to dispatch unit 5, via order queue 3. Step 10 then re-executes the load instructions so that the store will correctly precede the corresponding load instructions, since the store instructions have been allowed to complete.
An example of the present invention as shown in FIG. 5 will now be described in conjunction with the instructions of FIG. 4. For the purposes of this example it is assumed that dispatch unit 5 has reordered sequence of the instructions in the left column of FIG. 5 to execute in the sequence shown in the right column of FIG. 5. The add instruction 0 is first executed followed by original load instruction 2, which loads the data in memory A to register R5. Since the load instruction has executed, its address (memory A) is placed in position 47a and program number (2) is placed in position 49a of load queue 31. Next, store instruction 1 is executed and its generated address (A) is compared with the addresses in position 47 of load queue 31. It can be seen that the store address is equal to the address in position 47a. The present invention (using comparators 41 and 43) then determines if the program number of the store instruction 2 is less than the program number in position 49a of load queue 31. In this example, the store instruction program number 1 is less than the load instruction program number 2 in the load queue and a conflict is present. That is, the store instruction should have been executed prior to the load instruction. These instructions must effectively be reordered to their original sequence and re-executed. This re-execution may be implemented one of various methods, such as actually putting all of the instructions back into their original sequence and re-executing all of them. Another method is to mark the incorrect out of order load instruction as having been executed too early, and then re-executing only those load instructions marked as incorrect, while letting the store instructions complete and put the results in memory. The store instructions do not need to be re-executed since they have been allowed to execute and will precede the re-executed load instructions. The marking of the load may be implemented by setting a flag bit to a binary 1 or 0. In this manner, marking the load is viewed by the processing system as an interrupt which will cause the incorrect load to be re-fetched from the instruction cache unit and re-executed.
Continuing with above example, the add instruction 3 which places the data from registers R5 and R6 into register R7 is then executed and the data from register R7 is stored in memory address A. At this point the present invention again compares the address of the store instruction with the address of the load instruction in position 47a of load queue 31. These addresses are equal (memory address A) and the program number of the store instruction 4 is then compared with the program number of the load instruction 2 in position 47a of load queue 31. In this case, the store instruction program number is greater than the load instruction program number and properly executed after the load instruction. The processing system then continues normal execution operations.
It can be seen that none of the conventional systems allow for detection of impermissible out of order instructions subsequent to execution and prior to the point where their results must be provided to the system. Those skilled in the art will understand that detection of an out of order condition prior to the result of the instruction being committed to the architecture (even if after execution of the instruction) will greatly enhance processor performance.
Although certain preferred embodiments have been shown and described, it should be understood that many changes and modifications can be made therein without departing from the scope of the appended claims.
|Brevet cité||Date de dépôt||Date de publication||Déposant||Titre|
|US4408274 *||29 sept. 1980||4 oct. 1983||Plessey Overseas Limited||Memory protection system using capability registers|
|US4574349 *||21 mars 1984||4 mars 1986||International Business Machines Corp.||Apparatus for addressing a larger number of instruction addressable central processor registers than can be identified by a program instruction|
|US4607332 *||14 janv. 1983||19 août 1986||At&T Bell Laboratories||Dynamic alteration of firmware programs in Read-Only Memory based systems|
|US4630195 *||31 mai 1984||16 déc. 1986||International Business Machines Corporation||Data processing system with CPU register to register data transfers overlapped with data transfer to and from main storage|
|US4638429 *||18 déc. 1984||20 janv. 1987||Hitachi, Ltd.||Data processing apparatus for processing operand store conflict|
|US4697233 *||2 avr. 1984||29 sept. 1987||Unisys Corporation||Partial duplication of pipelined stack with data integrity checking|
|US4757440 *||2 avr. 1984||12 juil. 1988||Unisys Corporation||Pipelined data stack with access through-checking|
|US4827405 *||28 nov. 1986||2 mai 1989||Nec Corporation||Data processing apparatus|
|US4831517 *||10 oct. 1986||16 mai 1989||International Business Machines Corporation||Branch and return on address instruction and methods and apparatus for implementing same in a digital data processing system|
|US4905200 *||29 août 1988||27 févr. 1990||Ford Motor Company||Apparatus and method for correcting microcomputer software errors|
|US4965716 *||11 mars 1988||23 oct. 1990||International Business Machines Corporation||Fast access priority queue for managing multiple messages at a communications node or managing multiple programs in a multiprogrammed data processor|
|US4991090 *||18 mai 1987||5 févr. 1991||International Business Machines Corporation||Posting out-of-sequence fetches|
|US5051940 *||4 avr. 1990||24 sept. 1991||International Business Machines Corporation||Data dependency collapsing hardware apparatus|
|US5101341 *||2 sept. 1988||31 mars 1992||Edgcore Technology, Inc.||Pipelined system for reducing instruction access time by accumulating predecoded instruction bits a FIFO|
|US5131086 *||15 juin 1990||14 juil. 1992||Edgcore Technology, Inc.||Method and system for executing pipelined three operand construct|
|US5133077 *||5 juin 1990||21 juil. 1992||International Business Machines Corporation||Data processor having multiple execution units for processing plural classs of instructions in parallel|
|US5136697 *||6 juin 1989||4 août 1992||Advanced Micro Devices, Inc.||System for reducing delay for execution subsequent to correctly predicted branch instruction using fetch information stored with each block of instructions in cache|
|US5185871 *||26 déc. 1989||9 févr. 1993||International Business Machines Corporation||Coordination of out-of-sequence fetching between multiple processors using re-execution of instructions|
|US5202975 *||10 juin 1992||13 avr. 1993||Supercomputer Systems Limited Partnership||Method for optimizing instruction scheduling for a processor having multiple functional resources|
|US5241633 *||3 avr. 1989||31 août 1993||Nec Corporation||Instruction handling sequence control system for simultaneous execution of instructions|
|US5253349 *||30 janv. 1991||12 oct. 1993||International Business Machines Corporation||Decreasing processing time for type 1 dyadic instructions|
|US5261071 *||21 mars 1991||9 nov. 1993||Control Data System, Inc.||Dual pipe cache memory with out-of-order issue capability|
|EP0302999A2 *||21 avr. 1988||15 févr. 1989||International Business Machines Corporation||Out-of-sequence operand fetches|
|EP0523337A2 *||11 mai 1992||20 janv. 1993||International Business Machines Corporation||Self-scheduling parallel computer system and method|
|1||IBM TDB, "MSIS Combining Serialization-MF-OSC within a Single Control" vol. 36, No. 1, Jan. 1993, pp. 229-235.|
|2||IBM TDB, "MSIS MP Version", vol. 36, No. 1, Jan. 1993, pp. 317-322.|
|3||IBM TDB, "Pipeline Prefetch Detector", vol. 30, No. 1, Jun. 1987, pp. 191-192.|
|4||*||IBM TDB, MSIS Combining Serialization MF OSC within a Single Control vol. 36, No. 1, Jan. 1993, pp. 229 235.|
|5||*||IBM TDB, MSIS MP Version , vol. 36, No. 1, Jan. 1993, pp. 317 322.|
|6||*||IBM TDB, Pipeline Prefetch Detector , vol. 30, No. 1, Jun. 1987, pp. 191 192.|
|Brevet citant||Date de dépôt||Date de publication||Déposant||Titre|
|US5574928 *||26 avr. 1994||12 nov. 1996||Advanced Micro Devices, Inc.||Mixed integer/floating point processor core for a superscalar microprocessor with a plurality of operand buses for transferring operand segments|
|US5623619 *||24 juil. 1995||22 avr. 1997||Advanced Micro Devices, Inc.||Linearly addressable microprocessor cache|
|US5634026 *||12 mai 1995||27 mai 1997||International Business Machines Corporation||Source identifier for result forwarding|
|US5651125 *||10 juil. 1995||22 juil. 1997||Advanced Micro Devices, Inc.||High performance superscalar microprocessor including a common reorder buffer and common register file for both integer and floating point operations|
|US5655097 *||9 févr. 1996||5 août 1997||Advanced Micro Devices, Inc.||High performance superscalar microprocessor including an instruction cache circuit for byte-aligning CISC instructions stored in a variable byte-length format|
|US5655098 *||9 févr. 1996||5 août 1997||Advanced Micro Devices, Inc.||High performance superscalar microprocessor including a circuit for byte-aligning cisc instructions stored in a variable byte-length format|
|US5664136 *||9 févr. 1996||2 sept. 1997||Advanced Micro Devices, Inc.||High performance superscalar microprocessor including a dual-pathway circuit for converting cisc instructions to risc operations|
|US5666550 *||7 juin 1995||9 sept. 1997||International Business Machines Corporation||Bus operation circuit using CMOS ratio logic circuits|
|US5694553 *||27 juil. 1995||2 déc. 1997||Intel Corporation||Method and apparatus for determining the dispatch readiness of buffered load operations in a processor|
|US5699538 *||9 déc. 1994||16 déc. 1997||International Business Machines Corporation||Efficient firm consistency support mechanisms in an out-of-order execution superscaler multiprocessor|
|US5724536 *||4 janv. 1994||3 mars 1998||Intel Corporation||Method and apparatus for blocking execution of and storing load operations during their execution|
|US5745729 *||16 févr. 1995||28 avr. 1998||Sun Microsystems, Inc.||Methods and apparatuses for servicing load instructions|
|US5751946 *||18 janv. 1996||12 mai 1998||International Business Machines Corporation||Method and system for detecting bypass error conditions in a load/store unit of a superscalar processor|
|US5751981 *||9 févr. 1996||12 mai 1998||Advanced Micro Devices, Inc.||High performance superscalar microprocessor including a speculative instruction queue for byte-aligning CISC instructions stored in a variable byte-length format|
|US5751983 *||3 oct. 1995||12 mai 1998||Abramson; Jeffrey M.||Out-of-order processor with a memory subsystem which handles speculatively dispatched load operations|
|US5751986 *||3 janv. 1997||12 mai 1998||Intel Corporation||Computer system with self-consistent ordering mechanism|
|US5754812 *||26 janv. 1996||19 mai 1998||Advanced Micro Devices, Inc.||Out-of-order load/store execution control|
|US5758051 *||5 nov. 1996||26 mai 1998||International Business Machines Corporation||Method and apparatus for reordering memory operations in a processor|
|US5758179 *||21 févr. 1997||26 mai 1998||International Business Machines Corporation||Bus operation circuit using CMOS ratio logic circuits|
|US5761680 *||28 août 1997||2 juin 1998||Symantec Corporation||Coherent film system access during defragmentation operations on a storage medium|
|US5761713 *||1 mars 1996||2 juin 1998||Hewlett-Packard Co.||Address aggregation system and method for increasing throughput to a multi-banked data cache from a processor by concurrently forwarding an address to each bank|
|US5765035 *||20 nov. 1995||9 juin 1998||Advanced Micro Devices, Inc.||Recorder buffer capable of detecting dependencies between accesses to a pair of caches|
|US5781790 *||29 déc. 1995||14 juil. 1998||Intel Corporation||Method and apparatus for performing floating point to integer transfers and vice versa|
|US5784586 *||21 août 1995||21 juil. 1998||Fujitsu Limited||Addressing method for executing load instructions out of order with respect to store instructions|
|US5784639 *||29 déc. 1995||21 juil. 1998||Intel Corporation||Load buffer integrated dynamic decoding logic|
|US5796975 *||24 mai 1996||18 août 1998||Hewlett-Packard Company||Operand dependency tracking system and method for a processor that executes instructions out of order|
|US5799162 *||23 sept. 1996||25 août 1998||Advanced Micro Devices, Inc.||Program counter update mechanism|
|US5802340 *||22 août 1995||1 sept. 1998||International Business Machines Corporation||Method and system of executing speculative store instructions in a parallel processing computer system|
|US5802575 *||7 oct. 1997||1 sept. 1998||Sun Microsystems, Inc.||Hit bit for indicating whether load buffer entries will hit a cache when they reach buffer head|
|US5809275 *||1 mars 1996||15 sept. 1998||Hewlett-Packard Company||Store-to-load hazard resolution system and method for a processor that executes instructions out of order|
|US5835747 *||23 oct. 1996||10 nov. 1998||Advanced Micro Devices, Inc.||Hierarchical scan logic for out-of-order load/store execution control|
|US5838941 *||30 déc. 1996||17 nov. 1998||Intel Corporation||Out-of-order superscalar microprocessor with a renaming device that maps instructions from memory to registers|
|US5838942 *||1 mars 1996||17 nov. 1998||Hewlett-Packard Company||Panic trap system and method|
|US5848256 *||30 sept. 1996||8 déc. 1998||Institute For The Development Of Emerging Architectures, L.L.C.||Method and apparatus for address disambiguation using address component identifiers|
|US5848287 *||20 févr. 1996||8 déc. 1998||Advanced Micro Devices, Inc.||Superscalar microprocessor including a reorder buffer which detects dependencies between accesses to a pair of caches|
|US5850563 *||11 sept. 1995||15 déc. 1998||International Business Machines Corporation||Processor and method for out-of-order completion of floating-point operations during load/store multiple operations|
|US5857096 *||19 déc. 1995||5 janv. 1999||Intel Corporation||Microarchitecture for implementing an instruction to clear the tags of a stack reference register file|
|US5862398 *||15 mai 1996||19 janv. 1999||Philips Electronics North America Corporation||Compiler generating swizzled instructions usable in a simplified cache layout|
|US5867682 *||9 févr. 1996||2 févr. 1999||Advanced Micro Devices, Inc.||High performance superscalar microprocessor including a circuit for converting CISC instructions to RISC operations|
|US5867683 *||30 avr. 1997||2 févr. 1999||Advanced Micro Devices, Inc.||Method of operating a high performance superscalar microprocessor including a common reorder buffer and common register file for both integer and floating point operations|
|US5872949 *||13 nov. 1996||16 févr. 1999||International Business Machines Corp.||Apparatus and method for managing data flow dependencies arising from out-of-order execution, by an execution unit, of an instruction series input from an instruction source|
|US5878242 *||21 avr. 1997||2 mars 1999||International Business Machines Corporation||Method and system for forwarding instructions in a processor with increased forwarding probability|
|US5878245 *||29 oct. 1993||2 mars 1999||Advanced Micro Devices, Inc.||High performance load/store functional unit and data cache|
|US5903772 *||15 août 1997||11 mai 1999||Advanced Micro Devices, Inc.||Plural operand buses of intermediate widths coupling to narrower width integer and wider width floating point superscalar processing core|
|US5931957 *||31 mars 1997||3 août 1999||International Business Machines Corporation||Support for out-of-order execution of loads and stores in a processor|
|US5940859 *||19 déc. 1995||17 août 1999||Intel Corporation||Emptying packed data state during execution of packed data instructions|
|US5949971 *||2 oct. 1995||7 sept. 1999||International Business Machines Corporation||Method and system for performance monitoring through identification of frequency and length of time of execution of serialization instructions in a processing system|
|US5995746 *||10 juin 1996||30 nov. 1999||Digital Equipment Corporation||Byte-compare operation for high-performance processor|
|US6014759 *||13 juin 1997||11 janv. 2000||Micron Technology, Inc.||Method and apparatus for transferring test data from a memory array|
|US6035386 *||10 févr. 1998||7 mars 2000||Advanced Micro Devices, Inc.||Program counter update mechanism|
|US6038657 *||17 mars 1998||14 mars 2000||Advanced Micro Devices, Inc.||Scan chains for out-of-order load/store execution control|
|US6044429 *||10 juil. 1997||28 mars 2000||Micron Technology, Inc.||Method and apparatus for collision-free data transfers in a memory device with selectable data or address paths|
|US6065110 *||9 févr. 1998||16 mai 2000||International Business Machines Corporation||Method and apparatus for loading an instruction buffer of a processor capable of out-of-order instruction issue|
|US6070238 *||11 sept. 1997||30 mai 2000||International Business Machines Corporation||Method and apparatus for detecting overlap condition between a storage instruction and previously executed storage reference instruction|
|US6091646 *||18 juin 1999||18 juil. 2000||Micron Technology, Inc.||Method and apparatus for coupling data from a memory device using a single ended read data path|
|US6122217 *||4 févr. 1999||19 sept. 2000||Micron Technology, Inc.||Multi-bank memory input/output line selection|
|US6134646 *||29 juil. 1999||17 oct. 2000||International Business Machines Corp.||System and method for executing and completing store instructions|
|US6148394 *||10 févr. 1998||14 nov. 2000||International Business Machines Corporation||Apparatus and method for tracking out of order load instructions to avoid data coherency violations in a processor|
|US6170997||22 juil. 1997||9 janv. 2001||Intel Corporation||Method for executing instructions that operate on different data types stored in the same single logical register file|
|US6192462||28 sept. 1998||20 févr. 2001||Advanced Micro Devices, Inc.||Superscalar microprocessor including a load/store unit, decode units and a reorder buffer to detect dependencies between access to a stack cache and a data cache|
|US6212622||24 août 1998||3 avr. 2001||Advanced Micro Devices, Inc.||Mechanism for load block on store address generation|
|US6212623 *||24 août 1998||3 avr. 2001||Advanced Micro Devices, Inc.||Universal dependency vector/queue entry|
|US6216200 *||14 mars 1995||10 avr. 2001||Mips Technologies, Inc.||Address queue|
|US6240484 *||17 nov. 1997||29 mai 2001||Advanced Micro Devices, Inc.||Linearly addressable microprocessor cache|
|US6256255||17 juil. 2000||3 juil. 2001||Micron Technology, Inc.||Multi-bank memory input/output line selection|
|US6266686||4 mars 1999||24 juil. 2001||Intel Corporation||Emptying packed data state during execution of packed data instructions|
|US6272608||28 avr. 1999||7 août 2001||Micron Technology, Inc.||Method and apparatus for synchronous data transfers in a memory device with lookahead logic for detecting latency intervals|
|US6298423||26 août 1996||2 oct. 2001||Advanced Micro Devices, Inc.||High performance load/store functional unit and data cache|
|US6336183 *||26 févr. 1999||1 janv. 2002||International Business Machines Corporation||System and method for executing store instructions|
|US6351801||14 janv. 2000||26 févr. 2002||Advanced Micro Devices, Inc.||Program counter update mechanism|
|US6405280||5 juin 1998||11 juin 2002||Micron Technology, Inc.||Packet-oriented synchronous DRAM interface supporting a plurality of orderings for data block transfers within a burst sequence|
|US6405307 *||2 juin 1998||11 juin 2002||Intel Corporation||Apparatus and method for detecting and handling self-modifying code conflicts in an instruction fetch pipeline|
|US6415340||15 sept. 2000||2 juil. 2002||Micron Technology, Inc.||Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths|
|US6442677 *||10 juin 1999||27 août 2002||Advanced Micro Devices, Inc.||Apparatus and method for superforwarding load operands in a microprocessor|
|US6519719||6 janv. 2000||11 févr. 2003||Micron Technology, Inc.||Method and apparatus for transferring test data from a memory array|
|US6542984||3 janv. 2000||1 avr. 2003||Advanced Micro Devices, Inc.||Scheduler capable of issuing and reissuing dependency chains|
|US6553482||27 nov. 2000||22 avr. 2003||Advanced Micro Devices, Inc.||Universal dependency vector/queue entry|
|US6556483||9 oct. 2001||29 avr. 2003||Micron Technology, Inc.||Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths|
|US6560668||9 oct. 2001||6 mai 2003||Micron Technology, Inc.||Method and apparatus for reading write-modified read data in memory device providing synchronous data transfers|
|US6564315||3 janv. 2000||13 mai 2003||Advanced Micro Devices, Inc.||Scheduler which discovers non-speculative nature of an instruction after issuing and reissues the instruction|
|US6567338||25 juil. 2000||20 mai 2003||Integrated Device Technology, Inc.||Fully synchronous pipelined RAM|
|US6581155 *||25 août 1999||17 juin 2003||National Semiconductor Corporation||Pipelined, superscalar floating point unit having out-of-order execution capability and processor employing the same|
|US6591354||26 mai 1999||8 juil. 2003||Integrated Device Technology, Inc.||Separate byte control on fully synchronous pipelined SRAM|
|US6611885||9 oct. 2001||26 août 2003||Micron Technology, Inc.||Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths|
|US6614698||9 oct. 2001||2 sept. 2003||Micron Technology, Inc.|
|US6622235||3 janv. 2000||16 sept. 2003||Advanced Micro Devices, Inc.||Scheduler which retries load/store hit situations|
|US6622237||3 janv. 2000||16 sept. 2003||Advanced Micro Devices, Inc.||Store to load forward predictor training using delta tag|
|US6651161||3 janv. 2000||18 nov. 2003||Advanced Micro Devices, Inc.||Store load forward predictor untraining|
|US6694424||3 janv. 2000||17 févr. 2004||Advanced Micro Devices, Inc.||Store load forward predictor training|
|US6708296||2 oct. 1995||16 mars 2004||International Business Machines Corporation||Method and system for selecting and distinguishing an event sequence using an effective address in a processing system|
|US6728867 *||21 mai 1999||27 avr. 2004||Intel Corporation||Method for comparing returned first load data at memory address regardless of conflicting with first load and any instruction executed between first load and check-point|
|US6751725||16 févr. 2001||15 juin 2004||Intel Corporation||Methods and apparatuses to clear state for operation of a stack|
|US6785188||28 janv. 2002||31 août 2004||Integrated Device Technology, Inc.||Fully synchronous pipelined RAM|
|US6789175||9 oct. 2001||7 sept. 2004||Micron Technology, Inc.|
|US6792523||27 juil. 1999||14 sept. 2004||Intel Corporation||Processor with instructions that operate on different data types stored in the same single logical register file|
|US6823406 *||13 mars 2002||23 nov. 2004||Fujitsu Limited||Microprocessor executing a program to guarantee an access order|
|US6907518||16 juin 2003||14 juin 2005||National Semiconductor Corporation||Pipelined, superscalar floating point unit having out-of-order execution capability and processor employing the same|
|US7058049 *||8 mars 2002||6 juin 2006||Semiconductor Technology Academic Research Center||Load store queue applied to processor|
|US7062638 *||29 déc. 2000||13 juin 2006||Intel Corporation||Prediction of issued silent store operations for allowing subsequently issued loads to bypass unexecuted silent stores and confirming the bypass upon execution of the stores|
|US7069406||2 juil. 1999||27 juin 2006||Integrated Device Technology, Inc.||Double data rate synchronous SRAM with 100% bus utilization|
|US7089404 *||14 juin 1999||8 août 2006||Transmeta Corporation||Method and apparatus for enhancing scheduling in an advanced microprocessor|
|US7093074||18 juil. 2002||15 août 2006||Fujitsu Limited||Storage control device and storage control method|
|US7149882||11 mai 2004||12 déc. 2006||Intel Corporation||Processor with instructions that operate on different data types stored in the same single logical register file|
|US7321964||8 juil. 2003||22 janv. 2008||Advanced Micro Devices, Inc.||Store-to-load forwarding buffer using indexed lookup|
|US7373490||19 mars 2004||13 mai 2008||Intel Corporation||Emptying packed data state during execution of packed data instructions|
|US7376817||10 août 2005||20 mai 2008||P.A. Semi, Inc.||Partial load/store forward prediction|
|US7409589||27 mai 2005||5 août 2008||International Business Machines Corporation||Method and apparatus for reducing number of cycles required to checkpoint instructions in a multi-threaded processor|
|US7467325||10 févr. 2005||16 déc. 2008||International Business Machines Corporation||Processor instruction retry recovery|
|US7478276 *||10 févr. 2005||13 janv. 2009||International Business Machines Corporation||Method for checkpointing instruction groups with out-of-order floating point instructions in a multi-threaded processor|
|US7516310 *||8 juin 2006||7 avr. 2009||International Business Machines Corporation||Method to reduce the number of times in-flight loads are searched by store instructions in a multi-threaded processor|
|US7568087||28 juil. 2009||Apple Inc.||Partial load/store forward prediction|
|US7613906 *||12 août 2005||3 nov. 2009||Qualcomm Incorporated||Advanced load value check enhancement|
|US7634635||15 déc. 2009||Brian Holscher||Systems and methods for reordering processor instructions|
|US7716452||13 mai 2003||11 mai 2010||Kelly Edmund J||Translated memory protection apparatus for an advanced microprocessor|
|US7730330||10 août 2005||1 juin 2010||Marc Fleischmann||System and method for saving and restoring a processor state without executing any instructions from a first instruction set|
|US7827443||2 nov. 2010||International Business Machines Corporation||Processor instruction retry recovery|
|US7840776||23 nov. 2010||Kelly Edmund J||Translated memory protection apparatus for an advanced microprocessor|
|US7966482||21 juin 2011||Intel Corporation||Interleaving saturated lower half of data elements from two source registers of packed data|
|US7975130 *||5 juil. 2011||International Business Machines Corporation||Method and system for early instruction text based operand store compare reject avoidance|
|US7984274||19 juil. 2011||Apple Inc.||Partial load/store forward prediction|
|US8055877||11 oct. 2005||8 nov. 2011||Kelly Edmund J||Translated memory protection apparatus for an advanced microprocessor|
|US8140872||10 juin 2008||20 mars 2012||Marc Fleischmann||Restoring processor context in response to processor power-up|
|US8190867||29 mai 2012||Intel Corporation||Packing two packed signed data in registers with saturation|
|US8195924||5 juin 2012||International Business Machines Corporation||Early instruction text based operand store compare reject avoidance|
|US8209517 *||26 juin 2012||Rozas Guillermo J||Method and apparatus for enhancing scheduling in an advanced microprocessor|
|US8301844 *||30 oct. 2012||Hewlett-Packard Development Company, L.P.||Consistency evaluation of program execution across at least one memory barrier|
|US8418156 *||16 déc. 2009||9 avr. 2013||Intel Corporation||Two-stage commit (TSC) region for dynamic binary optimization in X86|
|US8447911||2 juil. 2008||21 mai 2013||Board Of Regents, University Of Texas System||Unordered load/store queue|
|US8495337||16 avr. 2010||23 juil. 2013||Edmund Kelly||Translated memory protection|
|US8495346||11 avr. 2012||23 juil. 2013||Intel Corporation||Processor executing pack and unpack instructions|
|US8521994||22 déc. 2010||27 août 2013||Intel Corporation||Interleaving corresponding data elements from part of two source registers to destination register in processor operable to perform saturation|
|US8601246||27 juin 2002||3 déc. 2013||Intel Corporation||Execution of instruction with element size control bit to interleavingly store half packed data elements of source registers in same size destination register|
|US8639914||29 déc. 2012||28 janv. 2014||Intel Corporation||Packing signed word elements from two source registers to saturated signed byte elements in destination register|
|US8645669 *||5 mai 2010||4 févr. 2014||International Business Machines Corporation||Cracking destructively overlapping operands in variable length instructions|
|US8650555||26 févr. 2008||11 févr. 2014||Richard Johnson||Method for increasing the speed of speculative execution|
|US8719544||23 sept. 2011||6 mai 2014||Edmund J. Kelly||Translated memory protection apparatus for an advanced microprocessor|
|US8793475||29 déc. 2012||29 juil. 2014||Intel Corporation||Method and apparatus for unpacking and moving packed data|
|US8838946||29 déc. 2012||16 sept. 2014||Intel Corporation||Packing lower half bits of signed data elements in two source registers in a destination register with saturation|
|US8938605||5 mars 2010||20 janv. 2015||International Business Machines Corporation||Instruction cracking based on machine state|
|US9015453||29 déc. 2012||21 avr. 2015||Intel Corporation||Packing odd bytes from two source registers of packed data|
|US9081563||4 juin 2012||14 juil. 2015||Guillermo J. Rozas||Method and apparatus for enhancing scheduling in an advanced microprocessor|
|US9116687||29 déc. 2012||25 août 2015||Intel Corporation||Packing in destination register half of each element with saturation from two source packed data registers|
|US9128725||4 mai 2012||8 sept. 2015||Apple Inc.||Load-store dependency predictor content management|
|US9135005||28 janv. 2010||15 sept. 2015||International Business Machines Corporation||History and alignment based cracking for store multiple instructions for optimizing operand store compare penalties|
|US9141387||29 déc. 2012||22 sept. 2015||Intel Corporation||Processor executing unpack and pack instructions specifying two source packed data operands and saturation|
|US9182983||29 déc. 2012||10 nov. 2015||Intel Corporation||Executing unpack instruction and pack instruction with saturation on packed data elements from two source operand registers|
|US9223572||29 déc. 2012||29 déc. 2015||Intel Corporation||Interleaving half of packed data elements of size specified in instruction and stored in two source registers|
|US9361100||29 déc. 2012||7 juin 2016||Intel Corporation||Packing saturated lower 8-bit elements from two source registers of packed 16-bit elements|
|US9389858||29 déc. 2012||12 juil. 2016||Intel Corporation||Orderly storing of corresponding packed bytes from first and second source registers in result register|
|US20020124156 *||29 déc. 2000||5 sept. 2002||Adi Yoaz||Using "silent store" information to advance loads|
|US20020141426 *||8 mars 2002||3 oct. 2002||Hidehiko Tanaka||Load store queue applied to processor|
|US20030005227 *||18 juil. 2002||2 janv. 2003||Fujitsu Limited||Storage control device and storage control method|
|US20030018854 *||13 mars 2002||23 janv. 2003||Fujitsu Limited||Microprocessor|
|US20030131219 *||27 juin 2002||10 juil. 2003||Alexander Peleg||Method and apparatus for unpacking packed data|
|US20050038977 *||13 sept. 2004||17 févr. 2005||Glew Andrew F.||Processor with instructions that operate on different data types stored in the same single logical register file|
|US20050154832 *||13 janv. 2004||14 juil. 2005||Steely Simon C.Jr.||Consistency evaluation of program execution across at least one memory barrier|
|US20060179207 *||10 févr. 2005||10 août 2006||International Business Machines Corporation||Processor instruction retry recovery|
|US20060179265 *||8 févr. 2005||10 août 2006||Flood Rachel M||Systems and methods for executing x-form instructions|
|US20060179346 *||10 févr. 2005||10 août 2006||International Business Machines Corporation||Method for checkpointing instruction groups with out-of-order floating point instructions in a multi-threaded processor|
|US20060236076 *||12 juin 2006||19 oct. 2006||Alexander Peleg||Method and apparatus for packing data|
|US20060271820 *||27 mai 2005||30 nov. 2006||Mack Michael J||Method and apparatus for reducing number of cycles required to checkpoint instructions in a multi-threaded processor|
|US20070035550 *||12 août 2005||15 févr. 2007||Bohuslav Rychlik||Advanced load value check enhancement|
|US20070038846 *||10 août 2005||15 févr. 2007||P.A. Semi, Inc.||Partial load/store forward prediction|
|US20070288727 *||8 juin 2006||13 déc. 2007||International Business Machines Corporation||A method to reduce the number of times in-flight loads are searched by store instructions in a multi-threaded processor|
|US20080177988 *||25 mars 2008||24 juil. 2008||Sudarshan Kadambi||Partial Load/Store Forward Prediction|
|US20090013135 *||2 juil. 2008||8 janv. 2009||Board Of Regents, The University Of Texas System||Unordered load/store queue|
|US20090063898 *||13 nov. 2008||5 mars 2009||International Business Machines Corporation||Processor Instruction Retry Recovery|
|US20090210675 *||20 févr. 2008||20 août 2009||International Business Machines Corporation||Method and system for early instruction text based operand store compare reject avoidance|
|US20090254734 *||18 juin 2009||8 oct. 2009||Sudarshan Kadambi||Partial Load/Store Forward Prediction|
|US20100205413 *||16 avr. 2010||12 août 2010||Kelly Edmund J||Translated memory protection|
|US20110093682 *||22 déc. 2010||21 avr. 2011||Alexander Peleg||Method and apparatus for packing data|
|US20110145551 *||16 juin 2011||Cheng Wang||Two-stage commit (tsc) region for dynamic binary optimization in x86|
|US20110167244 *||7 juil. 2011||International Business Machines Corporation||Early instruction text based operand store compare reject avoidance|
|US20110185158 *||28 juil. 2011||International Business Machines Corporation||History and alignment based cracking for store multiple instructions for optimizing operand store compare penalties|
|US20110219213 *||8 sept. 2011||International Business Machines Corporation||Instruction cracking based on machine state|
|US20110219214 *||8 sept. 2011||Alexander Peleg||Microprocessor having novel operations|
|US20110276764 *||5 mai 2010||10 nov. 2011||International Business Machines Corporation||Cracking destructively overlapping operands in variable length instructions|
|US20120117335 *||10 nov. 2010||10 mai 2012||Advanced Micro Devices, Inc.||Load ordering queue|
|US20130061290 *||7 mars 2013||Jacob Mendel||System for securely performing a transaction|
|US20140215190 *||25 janv. 2013||31 juil. 2014||Apple Inc.||Completing load and store instructions in a weakly-ordered memory model|
|CN1095117C *||19 mars 1998||27 nov. 2002||国际商业机器公司||Forwarding method of results of store instructions and processor|
|CN1130632C *||29 janv. 1999||10 déc. 2003||西门子公司||Method and device for preventing store non-actual data telegram into computer memory|
|WO1996012227A1 *||13 oct. 1995||25 avr. 1996||Silicon Graphics, Inc.||An address queue capable of tracking memory dependencies|
|WO2001053951A1 *||19 janv. 2000||26 juil. 2001||Fujitsu Limited||Memory control device and memory control method|
|Classification aux États-Unis||712/23, 712/E09.048, 712/216|
|8 janv. 1993||AS||Assignment|
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:KAHLE, JAMES ALLAN;KAU, CHIN-CHENG;REEL/FRAME:006400/0599
Effective date: 19930108
|4 janv. 1999||FPAY||Fee payment|
Year of fee payment: 4
|4 juin 2003||REMI||Maintenance fee reminder mailed|
|14 nov. 2003||LAPS||Lapse for failure to pay maintenance fees|
|13 janv. 2004||FP||Expired due to failure to pay maintenance fee|
Effective date: 20031114