US5496761A - Method of making junction-isolated high voltage MOS integrated device - Google Patents
Method of making junction-isolated high voltage MOS integrated device Download PDFInfo
- Publication number
- US5496761A US5496761A US08/456,660 US45666095A US5496761A US 5496761 A US5496761 A US 5496761A US 45666095 A US45666095 A US 45666095A US 5496761 A US5496761 A US 5496761A
- Authority
- US
- United States
- Prior art keywords
- source
- region
- chain
- rings
- epitaxial pocket
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000003990 capacitor Substances 0.000 claims description 21
- 238000000034 method Methods 0.000 claims description 4
- 239000012777 electrically insulating material Substances 0.000 claims 4
- 238000009826 distribution Methods 0.000 abstract description 11
- 230000015556 catabolic process Effects 0.000 description 14
- 239000000758 substrate Substances 0.000 description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 210000003323 beak Anatomy 0.000 description 4
- 239000002184 metal Substances 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 230000002028 premature Effects 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000004513 sizing Methods 0.000 description 1
- 238000009827 uniform distribution Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/404—Multiple field plate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/7817—Lateral DMOS transistors, i.e. LDMOS transistors structurally associated with at least one other device
Definitions
- the present invention relates to a junction-isolated MOS integrated device.
- each epitaxial pocket houses a respective device for isolating it electrically from adjacent devices and is surrounded by an isolating region extending from the surface of the integrated circuit to the substrate.
- the isolating region presents an opposite type of conductivity as that of the epitaxial pocket, and is so biased as to form, with the epitaxial pocket, a reverse-biased junction.
- the gate, source and drain connections must be able to pass from the epitaxial pocket, over the isolating regions, without producing premature breakdown of the epitaxial pocket-isolating region junction, particularly in the two below-listed circuit configurations: "source-grounded”, wherein the source region is grounded, the gate region presents a potential of a few volts, and the drain region presents a high potential relative to ground; and “source-follower”, wherein the source, gate and drain regions present high potentials relative to ground (substrate).
- a junction-isolated MOS integrated device including a double capacitor chain.
- a preferred embodiment of the present invention features a double capacitor chain including electrically conductive regions embedded in an insulating layer and superimposed on epitaxial pocket-isolating region junctions.
- the terminal elements and the intermediate element of the double chain are so biased as to ensure uniform distribution of potential in the protected region and so as to prevent premature breakdown.
- Capacitor chains consisting of electrically conductive regions have already been proposed (e.g. British Patent GB-A-2.077.493 filed by Sharp K. K.)These known structures, however, are applied to self-insulated NMOS-PMOS processes in which no distinction is made between the drift regions and the substrate of the circuit.
- each device is integrated in its own epitaxial pocket, and isolated externally or from any adjacent devices by diffusion.
- capacitor chains form part of the high-voltage device, and in no way provide for protecting the underlying layers.
- known capacitor chains are entirely floating, so that linear potential distribution is only achievable between the terminal elements. Consequently, known chains operate either exclusively upwardly or downwardly, and fail to provide for potential distribution as required.
- FIG. 1 shows a simplified top plan view of part of a device in accordance with the present invention
- FIG. 2 shows a partial cross section of the device taken along line II--II of FIG. 1;
- FIG. 3 shows a partial cross section of the device taken along line III--III of FIG. 1;
- FIGS. 4 and 5 show current-voltage graphs relative to devices featuring a single and double capacitor chain respectively.
- FIG. 1 shows a junction-isolated LDMOS integrated device 2 housed in an epitaxial pocket and junction-isolated externally in a conventional manner by means of an isolating region 18 (shown clearly in FIGS. 2 and 3).
- device 2 presents a source region 5 consisting of a number of "fingers"; a drain region 6 consisting of a number of fingers alternating with those of source region 5; a gate region 7 extending in a loop about source region 5; and a thick layer of oxide 9 surrounding regions 5-7 and extending between the fingers of source and drain regions 5 and 6, respectively.
- polycrystalline silicon elements 11, 12 extend over oxide layer 9, with the exception of one portion (as shown in FIGS. 2 and 3). More specifically, elements 11 and 12 extend over the epitaxial pocket-isolating region junction, and comprise a number of rings 11 extending at two different levels; and straight portions 12 also extending at two different levels coincident with those of rings 11. In particular, straight portions 12 are provided close to the source and gate contactpads 13 and 14, respectively.
- FIG. 1 also shows the drain contact pad 15, and (in dotted lines) the portions of the drain, gate and source connections 23, 33, 31 over elements 11, 12.
- FIG. 2 which shows a cross-section of device 2 at the point in which the metal drain connection crosses over the epitaxial pocket-isolating region junction, shows a P-type substrate 17 over which extends an N-type epitaxial pocket 8.
- part of P + -type isolating region 18 extends from substrate 17 to oxide layer 9.
- a P-type-conductivity protection ring 19 extends beneath oxide layer 9 in the direction of drain region 6, which, as shown in FIG. 2, comprises an N + -type layer 20 extending inside epitaxial pocket 8 and surrounded towards oxide layer 9 by an N -- -type-conductivity region 21 doped less heavily than region 20.
- FIG. 2 also shows polycrystalline silicon (polysilicon) protection rings 11.
- a first series of rings referred to hereinafter as bottom rings 11', 11a, extends over and directly contacting oxide layer 9; while a ring 11b extends over the "beak" of oxide layer 9, and therefore presents a top horizontal portion on a level with rings 11', an inclined portion, and a bottom horizontal portion over region 21 and insulated from it by a thin oxide layer 34.
- Rings 11', 11a and 11b are all made from the same material as the gate region, at the same stage, and using the same mask.
- a second series of rings 11" extends over the first series 11', 11a, 11b, from which it is insulated electrically by a thermally grown layer of silicon oxide 22a covering the entire surface of device 2 and in which rings 11' are embedded.
- rings 11" are offset in relation to rings 11', 11a, 11b, so that each top ring 11" is located over the gap between two bottom rings 11', 11a, 11b.
- Top rings 11" are made of high-resistivity polysilicon of a greater resistivity than rings 11', 11a, 11b.
- Rings 11' and 11" present the same width l, and the rings on both levels are separated by the same distance d.
- Ring 11b presents a width L>l, and each ring 11" overlaps the two underlying rings 11', 11a, 11b by a portion equal to (l-d)/2.
- a deposited oxide layer 22b Over thermally grown oxide layer 22a, there extends a deposited oxide layer 22b and, over this, a metal layer 23 constituting the connection between the drain region and pad 15 (FIG. 1). As shown, layer 23, connected to drain potential V D , is connected electrically by contact 24 to drain region 6, and also at 25 to ring 11b, which is thereby set to the same voltage; the outermost ring 11a over insulating region 18 is connected to substrate 17 defining the ground; and epitaxial pocket 8 is connected to drain potential V D .
- FIG. 3 shows a cross section of the portion of device 2 opposite that of FIG. 2 and in which extend the source and gate connections.
- FIG. 3 shows straight portions 12, source connection 31, and part of source and gate regions 5 and 7, respectively. More specifically, in this region, thick oxide layer 9 extends further inwardly of the device (to the left in FIG. 3) as compared with that of FIG. 2, so that ring 11b, which in FIG. 2 is located over the beak of thick oxide layer 9, in this case forms a flat strip.
- straight portions 12 extend at two levels, as in the case of rings 11, and include bottom portions 12' directly contacting oxide layer 9, and top portions 12" located over portions 12' from which they are insulated by thermal oxide layer 22a, and over and between which extends deposited oxide layer 22b.
- top portions 12" are offset in relation to bottom portions 12', so that each top portion 12" is located over the gap between adjacent portions 12', 12a, 11b.
- Portions 12', 12" all present the same width 1 as rings 11', 11", and are separated by the same distance d as rings 11. Top portions 12" overlap underlying portions 12', 12a, 11b by an amount equal to (l-d)/2.
- the innermost straight portion 12a is located over the beak of oxide layer 9, so that, as in the case of ring 11b in FIG. 2, it presents a first horizontal portion contacting oxide layer 9, an inclined portion corresponding with the beak of oxide layer 9, and a second horizontal portion over a thin oxide portion 34 at source finger 5.
- the portion of P-type source finger 5 facing isolating region 18 includes a body 27; a sinker 28; and a ring 29 extending beneath oxide layer 9 towards protection ring 19.
- the portion of source finger 5 housing N + -type layer 32 defining the actual source region is connected by contact 30 to metal source connection 31 which is connected to potential V S to substrate 17 (integrated circuit ground) and extends over the ring 11 and portion 12 as far as contact pad 13 (FIG. 1).
- the innermost ring 11b is connected to drain potential V D
- the outermost ring 11a is grounded.
- Bottom straight portions 12', 12a are formed together with bottom rings 11', 11a, 11b when forming the gate region.
- the innermost straight portion 12a is defined by the gate region itself, as shown in FIG. 1.
- Top straight portions 12" are formed simultaneously with and using the same high-resistivity polycrystalline material as top rings 11".
- Rings 11, defining a first chain of roughly series capacitors provide for linearizing potential distribution in the isolating region 18-epitaxial pocket 8 junction region, where protection ring 19, by emptying gradually, also provides for maintaining linear distribution close to insulating region 18, and so preventing premature breakdown of the device caused by an overly high electric field produced by the connections passing over insulating region 18.
- the minimum number of rings 11', 11", 11a, 11b depends in general on the maximum breakdown voltage of the silicon oxide of which layer 22 is made. Width l and spacing d of the rings affects potential distribution linearity between the polysilicon rings, while the length and surface concentration of protection ring 19 about isolating region 18 determine the maximum breakdown voltage of the device. By appropriately sizing the components, the protection shown is capable of preventing a breakdown of the epitaxial pocket-isolating region junction even in the event of a drain-ground voltage drop of over 650 V (V D >650 V).
- Portions 12, in turn, defining a second chain of roughly series capacitors, provide for linearizing potential distribution of device 2 between source fingers 5 and epitaxial pocket 8.
- potential distribution linearity is determined by the width, spacing and number of portions 12, which are in turn determined by the maximum breakdown voltage of the thermal oxide layer.
- FIG. 3 which presents a double chain of both rings 11 and portions 12, the innermost ring 11b constitutes an intermediate element common to and ensuring the continuity of both chains.
- both the chains are active.
- a high voltage drop exists, so that chain 11 operates as described above.
- a further high voltage drop exists, distribution of which is linearized by the capacitor chain consisting of portions 12, thus linearizing potential distribution between isolating region 18 and source region 5.
- Source ring 29 contributes towards increasing the breakdown voltage of the structure, which, alternatively, may also be achieved by increasing the number of portions 12.
- Capacitor chain 12 thus provides for protection in the direction of the source region, and the double chain 11, 12 as a whole for also protecting the device when source-grounded.
- FIG. 4 and 5 graphs show the results obtainable using the FIGS. 1-3 device.
- FIG. 5 shows the behavior of the leakage current as a function of the applied voltage of a source-grounded device featuring a double capacitor chain as shown in FIGS. 1-3.
- the breakdown voltage rises to over 650 V; the point of failure, on examination, being located, not at the crossover point of the source, gate and drain connections, but at the source body-epitaxial pocket junction at the end of source fingers 5 (FIG. 1).
- This type of breakdown is inherent in the device and in no way connected with the capacitor chain, which is thus capable of withstanding even higher voltages.
Abstract
An integrated device includes isolating regions of a first type of conductivity, each surrounding an epitaxial pocket of an opposite type of conductivity, and housing drain and source regions, and covered with an oxide layer housing gate regions and over which extend the source, drain and gate connections. For linearizing potential distribution at the epitaxial pocket--isolating region junction and close to the source regions beneath the connections, these regions are provided with a double chain of condensers embedded in the oxide layer and the terminal elements and the intermediate element of which are biased to predetermined potentials.
Description
This application is a division of application Ser. No. 08/047,965, filed Apr. 15, 1993, entitled JUNCTION-ISOLATED HIGH-VOLTAGE MOS INTEGRATED DEVICE, and now U.S. Pat. No. 5,434,445.
1. Field of the Invention
The present invention relates to a junction-isolated MOS integrated device.
2. Discussion of the Related Art
In integrated circuits of the above type, particularly those comprising LDMOS (Lateral Diffused Metal Oxide Semiconductor) transistors, each epitaxial pocket houses a respective device for isolating it electrically from adjacent devices and is surrounded by an isolating region extending from the surface of the integrated circuit to the substrate. The isolating region presents an opposite type of conductivity as that of the epitaxial pocket, and is so biased as to form, with the epitaxial pocket, a reverse-biased junction.
In circuits of this type, the gate, source and drain connections must be able to pass from the epitaxial pocket, over the isolating regions, without producing premature breakdown of the epitaxial pocket-isolating region junction, particularly in the two below-listed circuit configurations: "source-grounded", wherein the source region is grounded, the gate region presents a potential of a few volts, and the drain region presents a high potential relative to ground; and "source-follower", wherein the source, gate and drain regions present high potentials relative to ground (substrate).
Current technology provides for a maximum breakdown voltage approximately within the range 250-300 V, which thus represents the maximum voltage that can be used on the circuit.
It is an object of the present invention to provide an integrated device of the aforementioned type designed to ensure a higher breakdown voltage than currently available, and preferably of over 650 V.
According to the present invention, there is provided a junction-isolated MOS integrated device including a double capacitor chain.
A preferred embodiment of the present invention features a double capacitor chain including electrically conductive regions embedded in an insulating layer and superimposed on epitaxial pocket-isolating region junctions. The terminal elements and the intermediate element of the double chain are so biased as to ensure uniform distribution of potential in the protected region and so as to prevent premature breakdown.
Capacitor chains consisting of electrically conductive regions have already been proposed (e.g. British Patent GB-A-2.077.493 filed by Sharp K. K.)These known structures, however, are applied to self-insulated NMOS-PMOS processes in which no distinction is made between the drift regions and the substrate of the circuit. In the junction-isolated processes of the present invention, on the other hand, each device is integrated in its own epitaxial pocket, and isolated externally or from any adjacent devices by diffusion.
Moreover, known capacitor chains form part of the high-voltage device, and in no way provide for protecting the underlying layers.
Finally, the intermediate elements of known capacitor chains are entirely floating, so that linear potential distribution is only achievable between the terminal elements. Consequently, known chains operate either exclusively upwardly or downwardly, and fail to provide for potential distribution as required.
A preferred, non-limiting embodiment of the present invention will be described with reference to the accompanying drawings, in which:
FIG. 1 shows a simplified top plan view of part of a device in accordance with the present invention;
FIG. 2 shows a partial cross section of the device taken along line II--II of FIG. 1;
FIG. 3 shows a partial cross section of the device taken along line III--III of FIG. 1; and
FIGS. 4 and 5 show current-voltage graphs relative to devices featuring a single and double capacitor chain respectively.
FIG. 1 shows a junction-isolated LDMOS integrated device 2 housed in an epitaxial pocket and junction-isolated externally in a conventional manner by means of an isolating region 18 (shown clearly in FIGS. 2 and 3).
As shown in FIG. 1, which, for the sake of simplicity, shows the top capacitors (as explained in detail below with reference to FIGS. 2 and 3), and only a partial view of the connecting layers, device 2 presents a source region 5 consisting of a number of "fingers"; a drain region 6 consisting of a number of fingers alternating with those of source region 5; a gate region 7 extending in a loop about source region 5; and a thick layer of oxide 9 surrounding regions 5-7 and extending between the fingers of source and drain regions 5 and 6, respectively.
Inside isolating region 18, polycrystalline silicon elements 11, 12 extend over oxide layer 9, with the exception of one portion (as shown in FIGS. 2 and 3). More specifically, elements 11 and 12 extend over the epitaxial pocket-isolating region junction, and comprise a number of rings 11 extending at two different levels; and straight portions 12 also extending at two different levels coincident with those of rings 11. In particular, straight portions 12 are provided close to the source and gate contactpads 13 and 14, respectively. FIG. 1 also shows the drain contact pad 15, and (in dotted lines) the portions of the drain, gate and source connections 23, 33, 31 over elements 11, 12.
The design and arrangement of elements 11, 12 are shown more clearly in FIGS. 2 and 3 to which the following description refers.
FIG. 2, which shows a cross-section of device 2 at the point in which the metal drain connection crosses over the epitaxial pocket-isolating region junction, shows a P-type substrate 17 over which extends an N-type epitaxial pocket 8. To the right of epitaxial pocket 8, part of P+ -type isolating region 18 extends from substrate 17 to oxide layer 9. To the side of isolating region 18, a P-type-conductivity protection ring 19 extends beneath oxide layer 9 in the direction of drain region 6, which, as shown in FIG. 2, comprises an N+ -type layer 20 extending inside epitaxial pocket 8 and surrounded towards oxide layer 9 by an N-- -type-conductivity region 21 doped less heavily than region 20.
FIG. 2 also shows polycrystalline silicon (polysilicon) protection rings 11. A first series of rings, referred to hereinafter as bottom rings 11', 11a, extends over and directly contacting oxide layer 9; while a ring 11b extends over the "beak" of oxide layer 9, and therefore presents a top horizontal portion on a level with rings 11', an inclined portion, and a bottom horizontal portion over region 21 and insulated from it by a thin oxide layer 34. Rings 11', 11a and 11b are all made from the same material as the gate region, at the same stage, and using the same mask.
A second series of rings 11" extends over the first series 11', 11a, 11b, from which it is insulated electrically by a thermally grown layer of silicon oxide 22a covering the entire surface of device 2 and in which rings 11' are embedded. As can be seen, rings 11" are offset in relation to rings 11', 11a, 11b, so that each top ring 11" is located over the gap between two bottom rings 11', 11a, 11b. Top rings 11" are made of high-resistivity polysilicon of a greater resistivity than rings 11', 11a, 11b.
Over thermally grown oxide layer 22a, there extends a deposited oxide layer 22b and, over this, a metal layer 23 constituting the connection between the drain region and pad 15 (FIG. 1). As shown, layer 23, connected to drain potential VD, is connected electrically by contact 24 to drain region 6, and also at 25 to ring 11b, which is thereby set to the same voltage; the outermost ring 11a over insulating region 18 is connected to substrate 17 defining the ground; and epitaxial pocket 8 is connected to drain potential VD.
FIG. 3 shows a cross section of the portion of device 2 opposite that of FIG. 2 and in which extend the source and gate connections. In addition to substrate 17, epitaxial pocket 8, isolating region 18 with ring 19, thick oxide layer 9, oxide layers 22a, 222b, and rings 11, FIG. 3 also shows straight portions 12, source connection 31, and part of source and gate regions 5 and 7, respectively. More specifically, in this region, thick oxide layer 9 extends further inwardly of the device (to the left in FIG. 3) as compared with that of FIG. 2, so that ring 11b, which in FIG. 2 is located over the beak of thick oxide layer 9, in this case forms a flat strip.
To the left of the innermost ring 11b, straight portions 12 extend at two levels, as in the case of rings 11, and include bottom portions 12' directly contacting oxide layer 9, and top portions 12" located over portions 12' from which they are insulated by thermal oxide layer 22a, and over and between which extends deposited oxide layer 22b. As in the case of rings 11", top portions 12" are offset in relation to bottom portions 12', so that each top portion 12" is located over the gap between adjacent portions 12', 12a, 11b.
The portion of P-type source finger 5 facing isolating region 18 includes a body 27; a sinker 28; and a ring 29 extending beneath oxide layer 9 towards protection ring 19. The portion of source finger 5 housing N+ -type layer 32 defining the actual source region is connected by contact 30 to metal source connection 31 which is connected to potential VS to substrate 17 (integrated circuit ground) and extends over the ring 11 and portion 12 as far as contact pad 13 (FIG. 1). As shown in FIG. 2, the innermost ring 11b is connected to drain potential VD, and the outermost ring 11a is grounded.
Bottom straight portions 12', 12a are formed together with bottom rings 11', 11a, 11b when forming the gate region. In fact, the innermost straight portion 12a is defined by the gate region itself, as shown in FIG. 1. Top straight portions 12" are formed simultaneously with and using the same high-resistivity polycrystalline material as top rings 11".
The minimum number of rings 11', 11", 11a, 11b depends in general on the maximum breakdown voltage of the silicon oxide of which layer 22 is made. Width l and spacing d of the rings affects potential distribution linearity between the polysilicon rings, while the length and surface concentration of protection ring 19 about isolating region 18 determine the maximum breakdown voltage of the device. By appropriately sizing the components, the protection shown is capable of preventing a breakdown of the epitaxial pocket-isolating region junction even in the event of a drain-ground voltage drop of over 650 V (VD >650 V).
In FIG. 3, which presents a double chain of both rings 11 and portions 12, the innermost ring 11b constitutes an intermediate element common to and ensuring the continuity of both chains. By virtue of the linear potential distribution provided for by the two half-chains (close to isolating region 18 and source fingers 5 respectively) and the possibility of appropriately biasing intermediate element 11b and terminal elements 11a, 12a, the chain as a whole is capable of functioning both upwardly and downwardly.
In the case of a source-follower device, wherein the source 5, gate 7 and drain 6 regions and the epitaxial pocket 8 present a high voltage, no appreciable voltage drop exists in the capacitor chain including straight portions 12, which is thus inactive. The capacitor chain consisting of rings 11, on the other hand, is active, and, by ensuring a breakdown voltage of over 650 V, provides for protecting the epitaxial pocket 8-isolating region 18 junction at the crossover point of drain connection 23 (FIG. 2), source connection 31 (FIG. 3) and gate connection 33 (FIG. 1), thus protecting the source-follower device.
In the case of a source-grounded device, wherein the source region is grounded, the gate region presents a low voltage, the drain region and epitaxial pocket present high voltages, and the isolating region is grounded, both the chains are active. In fact, between the innermost ring 11b (intermediate element in the double chain) and the outermost ring 11a, a high voltage drop exists, so that chain 11 operates as described above. Moreover, between the innermost ring 11b and innermost straight portion 12a, a further high voltage drop exists, distribution of which is linearized by the capacitor chain consisting of portions 12, thus linearizing potential distribution between isolating region 18 and source region 5. Source ring 29 contributes towards increasing the breakdown voltage of the structure, which, alternatively, may also be achieved by increasing the number of portions 12. Capacitor chain 12 thus provides for protection in the direction of the source region, and the double chain 11, 12 as a whole for also protecting the device when source-grounded.
The FIG. 4 and 5 graphs show the results obtainable using the FIGS. 1-3 device. FIG. 4 shows the behavior of the leakage current as a function of the applied voltage of a source-grounded device featuring a single capacitor chain at the crossover point of the source and gate connections (i.e. the ring 11 chain, without the straight portion 12 chain). In this case, breakdown of the device occurs at BV=450 V; the point of failure, on examination, being located at the source end of chain 11 (i.e. at innermost ring 11b).
FIG. 5 shows the behavior of the leakage current as a function of the applied voltage of a source-grounded device featuring a double capacitor chain as shown in FIGS. 1-3. In this case, the breakdown voltage rises to over 650 V; the point of failure, on examination, being located, not at the crossover point of the source, gate and drain connections, but at the source body-epitaxial pocket junction at the end of source fingers 5 (FIG. 1). This type of breakdown is inherent in the device and in no way connected with the capacitor chain, which is thus capable of withstanding even higher voltages.
To those skilled in the art it will be clear that changes may be made to the solution described and illustrated herein without, however, departing from the scope of the present invention. In particular, though the complete solution features a double capacitor chain, in cases not requiring high voltages or not involving high potential drops between different regions, a single chain may be employed. Moreover, in certain cases, rings 11 may be replaced by open as opposed to looped strips, and the design and length of straight portions 12 may be other than as described. Finally, the same solution may also be applied to circuits integrating a number of junction-isolated power devices. Such alterations, modifications, and improvements are intended to be part of this disclosure, and are intended to be within the spirit and scope of the invention. Accordingly, the foregoing description is by way of example only and is not intended as limiting. The invention is limited only as defined in the following claims and the equivalents thereto.
Claims (2)
1. A method of producing a junction-isolated integrated device comprising the steps of:
providing at least one epitaxial pocket of a first conductivity type;
defining source and drain regions within the at least one epitaxial pocket;
substantially surrounding the at least one epitaxial pocket with at least one isolating region of a second conductivity type;
substantially covering the at least one epitaxial pocket with at least one layer of electrically insulating material;
providing at least one electrically conductive connection on the at least one layer of electrically insulating material;
embedding a first chain of capacitors in the at least one layer of electrically insulating material; and
biasing first terminal elements, coupled to the first chain of capacitors, to predetermined voltage potentials.
2. A method as claimed in claim 1 further comprising the steps of:
embedding a second chain of capacitors in the at least one layer of electrically insulating material; and
biasing second terminal elements, coupled to the second chain of capacitors, to predetermined voltage potentials.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/456,660 US5496761A (en) | 1992-04-17 | 1995-06-02 | Method of making junction-isolated high voltage MOS integrated device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP92830190A EP0565808B1 (en) | 1992-04-17 | 1992-04-17 | Junction-isolated high voltage MOS integrated device |
EP92830190 | 1992-04-17 | ||
US08/047,965 US5434445A (en) | 1992-04-17 | 1993-04-15 | Junction-isolated high-voltage MOS integrated device |
US08/456,660 US5496761A (en) | 1992-04-17 | 1995-06-02 | Method of making junction-isolated high voltage MOS integrated device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/047,965 Division US5434445A (en) | 1992-04-17 | 1993-04-15 | Junction-isolated high-voltage MOS integrated device |
Publications (1)
Publication Number | Publication Date |
---|---|
US5496761A true US5496761A (en) | 1996-03-05 |
Family
ID=8212092
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/047,965 Expired - Lifetime US5434445A (en) | 1992-04-17 | 1993-04-15 | Junction-isolated high-voltage MOS integrated device |
US08/456,660 Expired - Lifetime US5496761A (en) | 1992-04-17 | 1995-06-02 | Method of making junction-isolated high voltage MOS integrated device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/047,965 Expired - Lifetime US5434445A (en) | 1992-04-17 | 1993-04-15 | Junction-isolated high-voltage MOS integrated device |
Country Status (4)
Country | Link |
---|---|
US (2) | US5434445A (en) |
EP (1) | EP0565808B1 (en) |
JP (1) | JPH0669511A (en) |
DE (1) | DE69215858T2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6583487B1 (en) | 1998-10-23 | 2003-06-24 | Stmicroelectronics S.A. | Power component bearing interconnections |
US6831338B1 (en) | 1998-10-19 | 2004-12-14 | Stmicroelectronics S.A. | Power component bearing interconnections |
US20090039424A1 (en) * | 2007-08-10 | 2009-02-12 | Chao-Yuan Su | High-voltage mos transistor device |
US20100096697A1 (en) * | 2008-10-22 | 2010-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | High voltage device having reduced on-state resistance |
US20170170311A1 (en) * | 2015-12-10 | 2017-06-15 | Taiwan Semiconductor Manufacturing Company Ltd. | High voltage ldmos transistor and methods for manufacturing the same |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5629552A (en) * | 1995-01-17 | 1997-05-13 | Ixys Corporation | Stable high voltage semiconductor device structure |
EP0714135B1 (en) * | 1994-11-08 | 1999-01-13 | STMicroelectronics S.r.l. | Integrated device with a structure for protection against high electric fields |
JP4587192B2 (en) * | 1999-09-20 | 2010-11-24 | Okiセミコンダクタ株式会社 | Semiconductor device |
JP3846796B2 (en) * | 2002-11-28 | 2006-11-15 | 三菱電機株式会社 | Semiconductor device |
JP2007506287A (en) * | 2003-09-22 | 2007-03-15 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Dynamic control of capacitive elements in field effect semiconductor devices. |
JP4368704B2 (en) * | 2004-03-12 | 2009-11-18 | 三井金属鉱業株式会社 | Electrical inspection method, electrical inspection apparatus, and computer-readable recording medium for printed wiring board for mounting electronic components |
US8558349B2 (en) * | 2006-08-11 | 2013-10-15 | System General Corp. | Integrated circuit for a high-side transistor driver |
JP5512287B2 (en) * | 2007-02-22 | 2014-06-04 | フォルシュングスフェアブント ベルリン エー ファウ | Semiconductor device and manufacturing method thereof |
US7719076B2 (en) * | 2007-08-10 | 2010-05-18 | United Microelectronics Corp. | High-voltage MOS transistor device |
US9236449B2 (en) * | 2013-07-11 | 2016-01-12 | Globalfoundries Inc. | High voltage laterally diffused metal oxide semiconductor |
CN107887427B (en) * | 2017-10-30 | 2020-05-29 | 济南大学 | High-voltage diode with adjustable field plate |
CN111383922B (en) * | 2020-03-05 | 2023-10-20 | 上海华虹宏力半导体制造有限公司 | Preparation method of JFET device, JFET device and layout structure of JFET device |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2077493A (en) * | 1980-05-30 | 1981-12-16 | Sharp Kk | Mos transistor |
US4358890A (en) * | 1978-08-31 | 1982-11-16 | Ibm Corporation | Process for making a dual implanted drain extension for bucket brigade device tetrode structure |
US4419812A (en) * | 1982-08-23 | 1983-12-13 | Ncr Corporation | Method of fabricating an integrated circuit voltage multiplier containing a parallel plate capacitor |
US4790630A (en) * | 1986-01-27 | 1988-12-13 | Francois Maurice | Active matrix display screen with drain resistance and processes for producing this screen |
US5053352A (en) * | 1987-11-27 | 1991-10-01 | Telefunken Electronic Gmbh | Method of forming an integrated circuit with pn-junction capacitor |
EP0461877A2 (en) * | 1990-06-12 | 1991-12-18 | Mitsubishi Denki Kabushiki Kaisha | Structure for preventing electric field concentration in semiconductor device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4958210A (en) * | 1976-07-06 | 1990-09-18 | General Electric Company | High voltage integrated circuits |
US4947232A (en) * | 1980-03-22 | 1990-08-07 | Sharp Kabushiki Kaisha | High voltage MOS transistor |
US5204545A (en) * | 1989-11-22 | 1993-04-20 | Mitsubishi Denki Kabushiki Kaisha | Structure for preventing field concentration in semiconductor device and method of forming the same |
-
1992
- 1992-04-17 EP EP92830190A patent/EP0565808B1/en not_active Expired - Lifetime
- 1992-04-17 DE DE69215858T patent/DE69215858T2/en not_active Expired - Fee Related
-
1993
- 1993-04-15 US US08/047,965 patent/US5434445A/en not_active Expired - Lifetime
- 1993-04-16 JP JP5090055A patent/JPH0669511A/en active Pending
-
1995
- 1995-06-02 US US08/456,660 patent/US5496761A/en not_active Expired - Lifetime
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4358890A (en) * | 1978-08-31 | 1982-11-16 | Ibm Corporation | Process for making a dual implanted drain extension for bucket brigade device tetrode structure |
GB2077493A (en) * | 1980-05-30 | 1981-12-16 | Sharp Kk | Mos transistor |
US4419812A (en) * | 1982-08-23 | 1983-12-13 | Ncr Corporation | Method of fabricating an integrated circuit voltage multiplier containing a parallel plate capacitor |
US4790630A (en) * | 1986-01-27 | 1988-12-13 | Francois Maurice | Active matrix display screen with drain resistance and processes for producing this screen |
US5053352A (en) * | 1987-11-27 | 1991-10-01 | Telefunken Electronic Gmbh | Method of forming an integrated circuit with pn-junction capacitor |
EP0461877A2 (en) * | 1990-06-12 | 1991-12-18 | Mitsubishi Denki Kabushiki Kaisha | Structure for preventing electric field concentration in semiconductor device |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6831338B1 (en) | 1998-10-19 | 2004-12-14 | Stmicroelectronics S.A. | Power component bearing interconnections |
US6583487B1 (en) | 1998-10-23 | 2003-06-24 | Stmicroelectronics S.A. | Power component bearing interconnections |
US20090039424A1 (en) * | 2007-08-10 | 2009-02-12 | Chao-Yuan Su | High-voltage mos transistor device |
US7709908B2 (en) * | 2007-08-10 | 2010-05-04 | United Microelectronics Corp. | High-voltage MOS transistor device |
US20100096697A1 (en) * | 2008-10-22 | 2010-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | High voltage device having reduced on-state resistance |
US8159029B2 (en) * | 2008-10-22 | 2012-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | High voltage device having reduced on-state resistance |
US20170170311A1 (en) * | 2015-12-10 | 2017-06-15 | Taiwan Semiconductor Manufacturing Company Ltd. | High voltage ldmos transistor and methods for manufacturing the same |
US9911845B2 (en) * | 2015-12-10 | 2018-03-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | High voltage LDMOS transistor and methods for manufacturing the same |
US10790387B2 (en) * | 2015-12-10 | 2020-09-29 | Taiwan Semiconductor Manufacturing Company Ltd. | High voltage LDMOS transistor and methods for manufacturing the same |
US10930776B2 (en) | 2015-12-10 | 2021-02-23 | Taiwan Semiconductor Manufacturing Company Ltd. | High voltage LDMOS transistor and methods for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
DE69215858T2 (en) | 1997-05-15 |
US5434445A (en) | 1995-07-18 |
JPH0669511A (en) | 1994-03-11 |
EP0565808B1 (en) | 1996-12-11 |
DE69215858D1 (en) | 1997-01-23 |
EP0565808A1 (en) | 1993-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5496761A (en) | Method of making junction-isolated high voltage MOS integrated device | |
JP3214818B2 (en) | High voltage power integrated circuit with level shifting operation and no metal crossover | |
KR101128716B1 (en) | Semiconductor device | |
EP0458381A2 (en) | A semiconductor device comprising a high voltage MOS transistor having shielded crossover path for a high voltage connection bus | |
EP1243028B1 (en) | L- and u-gate devices for soi/sos applications | |
JP3602751B2 (en) | High voltage semiconductor device | |
US5886381A (en) | MOS integrated device comprising a gate protection diode | |
US7598585B2 (en) | Structure for preventing leakage of a semiconductor device | |
EP4057360A1 (en) | Ldmos with an improved breakdown performance | |
US6249023B1 (en) | Gated semiconductor device | |
US5498899A (en) | Spiral resistor integrated on a semiconductor substrate | |
KR100393218B1 (en) | Semiconductor device having a silicon on insulator structure and method for fabricating the same | |
US20090184368A1 (en) | Ic chip | |
US6614088B1 (en) | Breakdown improvement method and sturcture for lateral DMOS device | |
GB2291257A (en) | Polysilicon field ring structure for power IC | |
US4990984A (en) | Semiconductor device having protective element | |
US7388266B2 (en) | Structure for leakage prevention of a high voltage device | |
EP0896736A1 (en) | High-voltage ldmos transistor device | |
US20040046225A1 (en) | Semiconductor power component | |
JPS61154154A (en) | Integrated circuit having protective device from electrostatic discharge | |
KR20120004954A (en) | Semiconductor device | |
KR100694327B1 (en) | Semiconductor device | |
US5324978A (en) | Semiconductor device having an improved breakdown voltage-raising structure | |
EP0580256B1 (en) | Semiconductor device for high voltages | |
KR100308074B1 (en) | Integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |