US5691568A - Wire bondable package design with maxium electrical performance and minimum number of layers - Google Patents
Wire bondable package design with maxium electrical performance and minimum number of layers Download PDFInfo
- Publication number
- US5691568A US5691568A US08/656,033 US65603396A US5691568A US 5691568 A US5691568 A US 5691568A US 65603396 A US65603396 A US 65603396A US 5691568 A US5691568 A US 5691568A
- Authority
- US
- United States
- Prior art keywords
- land
- segments
- package substrate
- bond pads
- external connectors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48233—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a potential ring of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48235—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48237—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the present invention relates generally to semiconductor packages, and, more particularly, to an apparatus for electrical power distribution connection of a semiconductor die in a semiconductor package.
- a common practice in the semiconductor industry is to package the die.
- Die packaging usually involves physically attaching and electrically connecting a semiconductor die to a package substrate to form a semiconductor device assembly.
- the package substrate can then be electrically connected to an external system (hereinafter the term "connect” or any word using the root word “connect,” such as “connects,” “connected,” “connecting,” “connection” or “connector” refer to electrical connections unless the context is specifically modified by another word, such as “thermal connection” or "mechanical connector”).
- a semiconductor die may be divided into two main parts: input-output circuits and core circuits.
- the input-output circuits receive all signals sent to the die from the external system, where the received signals are buffered by the input-output circuits and sent on to the core circuits.
- the core circuits process the received signals and generate resultant signals which are then sent back to the input-output circuits, where the resultant signals are buffered and transmitted back to the external system.
- the input-output circuits and core circuits must be provided with direct current electric power. All signals and power enter and exit the semiconductor die through bond pads attached to the active face of the die.
- a package substrate may be constructed from ceramic, printed circuit board (PCB, also known as primed wiring board or PWB) using epoxy laminates, or the like.
- the package substrate has a top surface (commonly referred to as a top surface and not indicative of orientation to external references), a central die receiving area on the top surface, conductive traces having bond fingers at their inner ends and located on the top surface surrounding the periphery of the die receiving area.
- the semiconductor die is centrally located in the die receiving area and the bond pads on the die are electrically connected using bond wires to the respective trace bond fingers on the package substrate.
- the traces typically connect to vias (plated through holes) or the like, which pass through the package substrate to another surface (commonly referred to as a bottom surface and not indicative of orientation to external references) opposite the top surface, where the vias exit the package substrate and connect to other traces which usually terminate in external connectors such as ball bumps, pins or the like (hereinafter external connectors).
- external connectors external connectors
- the completed semiconductor device assembly is connected to an external system where the package substrate acts as an intermediate pathway through which all signals and power pass to and from the die.
- FIGS. 1, 2a, 2b, 3 and 4 illustrate typical prior art semiconductor device assemblies.
- FIG. 1 illustrates a prior art package substrate utilizing a single dielectric (or insulating) layer package substrate (hereinafter the term “insulate” or any word using the root word “insulate,” such as “insulates,” “insulated,” “insulating,” “insulation” or “insulator” refer to electrical insulation unless the context is specifically modified by another word, such as “thermal insulation” or “thermal insulator”).
- FIGS. 2a, 2b and 3 illustrate prior art package substrates utilizing three dielectric layers.
- FIG. 4 illustrates a prior art package substrate utilizing five dielectric layers.
- Assembly 100 has a semiconductor die 102 and a package substrate 104.
- the package substrate 104 utilizes a single dielectric (or insulting) layer 106.
- the top surface 108 has a centrally located die receiving area 110 surrounded by top traces 112 (only two of many such top traces are shown for illustrative clarity).
- the semiconductor die 102 has bond pads 114 (only two of many such bond pads are shown for illustrative clarity) which electrically connect on a one to one basis with the top traces 112.
- Each of the top traces 112 electrically connect on a one to one basis to vias 116 (only five of many such vias are shown for illustrative clarity).
- the vias further electrically connect to respective bottom traces 118 (only five of many such bottom traces are shown for illustrative clarity) on the bottom surface 120, the bottom traces terminating in external connectors 122 (here illustrated as solder ball bumps, and only a few of many such external connectors are shown for illustrative clarity).
- each semiconductor bond pad 114 is uniquely connected via a bond wire 115 to a dedicated pathway comprising a top trace 112, a via 116, a bottom trace 118 and an external connector 122. Only two of many such bond pads and bond wires are shown in FIG. 1 for illustrative clarity.
- each bond pad on the semiconductor die used for connecting positive or negative voltages for power to the core circuits (not specifically illustrated), and each bond pad on the semiconductor die used for connecting positive or negative voltages for power to the input-output circuits (not specifically illustrated), as well as all of the semiconductor signal bond pads (not specifically illustrated), has an associated dedicated pathway.
- parasitic inductances of the dedicated signal pathways and the dedicated positive and negative voltage power pathways become significant.
- a way to minimize some of these parasitic inductances is to electrically connect all of the positive voltage power pathways to a first conductive plane which is positioned between the traces and the bottom traces, and to connect all of the negative voltage power pathways to a second conductive plane which is biplanar with the first conductive plane and is also positioned between the top traces and bottom traces (hereinafter the term "conduct” or any word using the root word “conduct,” such as “conducts,” “conducted,” “conducting,” “conduction,” “conductive” or “conductor” refer to electrical conduction unless the context is specifically modified by another word, such as “thermal conduction” or "thermal conductor”).
- FIGS. 2a and 2b a prior art semiconductor device assembly 200 having first and second conductive planes 224a and 224b is illustrated.
- FIG. 2a is a schematic cutaway elevational view.
- FIG. 2b is a schematic partial cut out plan view where three quadrants 22, 23 and 24 of the semiconductor device assembly 200 have been carved out to successively greater depths (i.e. from the top surface to the bottom surface) for the purpose of illustration.
- assembly 200 has a semiconductor die 202 (illustrated only in FIG. 2a) and a package substrate 204.
- the package substrate 204 has a top surface 208 with a die receiving area 210 surrounded by top traces 212 (partially illustrated in quadrant 21 in FIG. 2b ), and a bottom surface 220 with bottom traces 218 and external connectors 222 (partially illustrated in quadrant 24 in FIG. 2b).
- assembly 200 has three dielectric layers 206a-c.
- the three dielectric layers 206a-c respectively, electrically insulate the top traces 212 from the first conductive plane 224a, the first conductive plane 224a from the second conductive plane 224b, and the second conductive plane 224b from the bottom traces 218 and the external connectors 222.
- the first conductive plane 224a is partially illustrated in quadrant 22 in FIG. 2b
- the second conductive plane 224b is partially illustrated in quadrant 23 in FIG. 2b.
- the semiconductor die 202 has bond pads 214 (only two of many such bond pads are shown in FIG. 2a for illustrative clarity) which connect on a one to one basis with the top traces 212 using bond wires 226 (only two of many such bond wires are shown in FIG. 2a for illustrative clarity).
- Each top trace 212e used to carry signals to or from the die 202 is connected on a one to one basis to a respective bottom trace 218e and external connector 222e by a signal via 216e (only one of many such signal vias are shown in FIG. 2a for illustrative clarity).
- the signal vias 216e pass through the three dielectric layers 206a-c, and through electrically insulating holes 228a and 228b respectively in the first and second conductive planes 224a and 224b.
- each core circuit positive voltage power top trace 212a is connected to a via 216a which connects to the first conductive plane 224a.
- Each input-output circuit positive voltage power trace 212c is connected to a via 216c which also connects to the first conductive plane 224a.
- the first conductive plane 224a is further connected by via 216p to a bottom trace 218p and external connector 222p.
- Each core circuit negative voltage power top trace 212b is connected to a via 216b which connects to the second conductive plane 224b.
- Each input-output circuit negative voltage power trace 212d is connected to a via 216d which also connects to the second conductive plane 224b.
- the second conductive plane 224b is further connected by via 216n to a bottom trace 218n and external connector 222n.
- the package substrate 204 minimizes the parasitic inductances between the dedicated signal pathways and the positive and negative voltage power pathways, it has two disadvantages.
- core noise the noise generated by core circuit switching activity
- SSN simultaneous switching noise
- package substrate 204 does not provide a way to connect separate power sources to the core circuits and the input-output circuits. Separate power sources to the core circuits and the input-output circuits are desirable to minimize false switching due to ground bounce, and also when the core circuits require power at one voltage potential (for example 5 volts) and the input-output circuits require power at another voltage potential (for example 3.3 volts).
- FIGS. 3 and 4 illustrate in schematic cutaway elevational views two prior art semiconductor device assemblies 300 and 400 respectively.
- Semiconductor device assemblies 300 and 400 both attempt to overcome the deficiencies of the package substrate 204 of assembly 200 by decoupling the core circuit power pathways from the input-output circuit pathways.
- package substrate 304 decouples the core circuit power pathways from the input-output circuit power pathways by, for example, not electrically connecting the core circuit power pathways to either the first or second power planes 224a and 224b. Instead, each core circuit positive voltage power top trace 312a (not specifically illustrated) is connected to a via 316a which is connected a bottom trace 318a and external connector 322a, and each core circuit negative voltage power top trace 312b is connected to a via 316b which is connected a bottom trace 318b and external connector 322b.
- package substrate 304 minimizes the false switching associated with package substrate 204, the increased impedance on the core circuit power pathway can compromise the performance of the semiconductor die core circuits.
- package substrate 404 decouples the core circuit power pathways from the input-output circuit power pathways by not electrically connecting the core circuit power pathways to either the first or second power planes 224a and 224b, but instead, by providing two additional power planes 424a and 424b and two additional dielectric layers 406a and 406b.
- package substrate 404 also minimizes the false switching associated with package substrate 204, the increased number of dielectric layers and power planes can make the package substrate 404 unacceptably thick, as well as, having increased manufacturing costs, and increased manufacturing defects thus reducing manufacturing yields.
- circuit density the number of circuits that can be incorporated into a semiconductor die of a given size.
- high density die the number of bond pads on the high density die's active face must also increase.
- a common element is that the semiconductor die bond pads are connected to the traces in a one to one relationship.
- a package substrate In order to package a high density die with an increased number of bond pads, a package substrate must also have a commensurate increase in traces so that the bond pads can be attached in a one to one relationship with the traces.
- Unacceptable bond wire length can cause semiconductor device assemblies to experience catastrophic failures caused by bond wire shorting or breaking. Additionally, unacceptably long bond wire length can also reduce or hinder overall performance efficiency of the semiconductor device assembly. For example, at unacceptably long lengths, bond wire impedance can cause excessive voltage drops between the bond pads and the respective traces.
- a semiconductor package substrate which will: minimize package substrate parasitic inductances between the dedicated signal pathways and both the core circuit and input-output circuit power pathways; minimize false switching in the semiconductor die core circuits and/or the input-output circuits; allow separate power sources, with substantially the same or different voltage potentials, to be connected to the core circuits and input-output circuits with minimum power pathway impedances; and allow an increased number of semiconductor die bond pads to be electrically interconnected to the package substrate while maintaining both a minimum number of required traces and a minimum bond wire lengths in the completed semiconductor device assembly.
- An object of the present invention is to create a semiconductor device assembly where the semiconductor power bond pads are connected to package substrate ring lands and the semiconductor die signal bond pads are connected to package substrate traces.
- Another object of the invention is to create a semiconductor device assembly with a package substrate having at least three dielectric layers and two or more pairs of conductive power planes which are connected to the package substrate ring lands.
- Three dielectric layers is the minimum number of layers one need in order to achieve optimized electrical performance for I/O circuits and core logic.
- Another object of the present invention is to create a semiconductor device assembly where all of the top traces on the package substrate are utilized to connect to signal bond pads on the semiconductor die.
- Another object of the present invention is to create a semiconductor device assembly where the power pathways have low impedance by keeping the bond wire lengths short.
- Another object of the present invention is to create a semiconductor device assembly where the semiconductor die core circuits power pathways are connected to a first pair of biplanar conductive power planes and the input-output power pathways are connected to a second pair of biplanar conductive power planes, which further minimizes impedance in both the core circuit power pathways and the input-output power pathways.
- Another object of the present invention is to create a semiconductor device assembly with a package substrate which minimizes ground bounce induced false switching in the semiconductor die core circuits and/or input-output circuits.
- a novel feature of the present invention is the package substrate land ring and/or segmented ring patterns increase the flexibility of connecting the semiconductor die power bond pads to the package substrate lands with bond wires.
- An advantage of the present invention is the ability to connect the semiconductor die core circuits to a first power supply having a voltage potential, and to connect the input-output circuits to another power supply having the same or a different voltage potential from the first power supply.
- a semiconductor device assembly having a package substrate and one or more semiconductor dice.
- the package substrate has a top surface, a bottom surface and first and second conductive pattern.
- the top surface is separated from the first conductive pattern by a dielectric layer
- the first conductive pattern is separated from the second conductive pattern by another dielectric layer
- the second conductive pattern is separated from the bottom surface by yet another dielectric layer.
- the top surface has a die receiving area, a land area surrounding the die receiving area, a trace area surrounding the land area.
- the land area has first, second, third and fourth lands, and the trace area has many signal top traces.
- the first, second, third and fourth lands are insulated from one another and may be deployed in the land area in numerous configurations more fully described herein.
- the first, second, third and fourth lands may be each subdivided into many noncontiguous segments.
- the first, second, third and fourth land segments are insulated from one another and may be arranged in a single-file segmented ring (.i.e. a ring formed of many noncontiguous insulated first, second, third and fourth land segments) encircling the die receiving area.
- the first, second, third and fourth land segments may be placed in any order in the ring as may be required to best provide bond wire locations for a particular semiconductor die (for instance, by way of illustration and not limitation, the land segments may be arranged as follows: a first land segment, a second land segment, a third land segment, a fourth land segment, another second land segment, another fourth land segment, another first land segment, another third land segment, etc. . . ).
- the first, second, third and fourth lands may be each subdivided into many noncontiguous segments.
- the first, second, third and fourth land segments are insulated from one another.
- the many first land segments and the many second land segments may be arranged in a first single-file segmented ring encircling the die receiving area.
- the many third land segments and the many fourth land segments may be arranged in a single-file segmented ring concentrically encircling the first single-file segmented ring.
- the first and second lands may be subdivided into many noncontiguous segments.
- the many first and second land segments are insulated from one another, and may be arranged in a single-file segmented ring encircling the die receiving area.
- the third land may be a contiguous ring and the fourth land may be a contiguous ring.
- the third and fourth land rings may be arranged as concentric rings which further concentrically encircle the segmented ring.
- the first land may be a contiguous ring and the second land may be a contiguous ring.
- the first and second land rings may be arranged as concentric rings which encircle the die receiving area.
- the third and fourth lands may be subdivided into many noncontiguous segments.
- the many third and fourth land segments are insulated from one another, and may be arranged in a single-file segmented ring which further concentrically encircles the first and second contiguous rings.
- the first land may be a contiguous ring
- the second land may be a contiguous ring
- the third land may be a contiguous ring
- the fourth land may be a contiguous ring.
- the first, second, third and fourth land rings may be arranged as concentric rings which encircle the die receiving area.
- the bottom surface of the package substrate has many signal external connectors and one or more first power external connectors, one or more second power external connectors, one or more third power external connectors, and one or more fourth power external connectors.
- the first conductive pattern has coplanar first and third conductive planes which are insulated from one another.
- the first conductive plane is connected to the first land (or many first land segments, as the case may be) and the one or more first power external connectors
- the third conductive plane is connected to the third land (or many third land segments, as the case may be) and the one or more third external connectors.
- the second conductive pattern has coplanar second and fourth conductive planes which are insulated from one another.
- the second conductive plane is connected to the second land (or many second land segments, as the case may be) and the one or more second external connectors
- the fourth conductive plane is connected to the fourth land (or many fourth land segments, as the case may be) and the one or more fourth external connectors.
- the first and second planes are in a biplanar relationship, forming an electrical capacitance.
- the third and fourth planes are in a biplanar relationship, forming an electrical capacitance.
- the one or more semiconductor dice each have core circuits, input-output circuits, and an active face with many signal bond pads, one or more first power bond pads for the core circuits, one or more second power bond pads for the core circuits, one or more third power bond pads for the input-output circuits, and one or more fourth power bond pads for the input-output circuits.
- the one or more semiconductor dice are located in the die receiving area on the top surface of the package substrate.
- the many signal bond pads connect on a one to one basis to the many signal top traces, which connect to the many signal vias, which connect to the many bottom signal traces, which connect to the many signal external connectors, forming many signal pathways.
- the one or more first power bond pads are connected to the first land (or to one or more first land segments, as the case may be), and the one or more second power bond pads are connected to the second land (or to one or more second land segments, as the case may be), thereby completing the electrical connection of the first and second power bond pads to the first and second power external connectors, respectively, and forming first and second core circuits power pathways.
- the one or more third power bond pads are connected to the third land (or to one or more third land segments, as the case may be), and the one or more fourth power bond pads are connected to the fourth land (or to one or more fourth land segments, as the case may be), thereby completing the electrical connection of the third and fourth power bond pads to the third and fourth power external connectors, respectively, and forming third and fourth input-output circuit power pathways.
- the electrical power for the core circuits is decoupled from the electrical power for the input-output circuits. This decoupling minimizes false switching in the semiconductor die core circuits and/or the input-output circuits caused by core noise or simultaneous switching noise induced ground bounce. Further, because all of the power pathways connect through the conductive planes, all of the power pathways have minimized impedances, as well as minimized parasitic inductances of the signal pathways and the power pathways.
- the one or more first power external connectors may be connected to a first voltage, and the one or more second power external connectors may be connected to a second voltage.
- the one or more third power external connectors may be connected to a third voltage, and the one or more fourth power external connectors may be connected to a fourth voltage.
- the first and second voltages are derived from a first power supply, and the third and fourth voltages may be derived from either the first power supply or a second power supply.
- the first voltage may be negative with respect to the second voltage, and the third voltage may be negative with respect to the fourth voltage. If two power supplies are used, the first voltage and the third voltage may be connected together so that the voltage difference between the first voltage and the third voltage (as measured at the external connectors) is substantially zero volts. On the other hand the first voltage may be positive with respect to the second voltage, and the third voltage may be positive with respect to the fourth voltage. If two power supplies are used, the second voltage and the fourth voltage may be connected together so that the voltage difference between the second voltage and the fourth voltage (as measured at the external connectors) is substantially zero volts.
- the voltage difference between the first voltage and the second voltage may be substantially the same as the voltage difference between the third voltage and the fourth voltage (as measured at the external connectors).
- the voltage difference between the first and second voltages may be between 4.5 volts to 5.5 volts
- the voltage difference between the third and fourth voltages may also be between 4.5 volts to 5.5 volts.
- the voltage difference between the first and second voltages may be substantially different from the voltage difference between third and fourth voltages (as measured at the external connectors).
- the voltage difference between the first and second power external connectors may be between 4.5 volts to 5.5 volts
- the voltage difference between the third and fourth power external connectors may be between 2.5 volts to 4.0 volts, or visa-versa.
- a thermally conductive die paddle is located in the die receiving area of the package substrate.
- the inactive face of the semiconductor die may be attached to the die paddle with a thermally conductive adhesive.
- the die paddle may extend out of the die receiving area into the land area and connect to a single land (or to one or more segments of the land).
- the die paddle may also be thermally connected to thermal vias which pass from the package substrate top surface to the package substrate bottom surface. At the bottom surface the thermal vias may terminate in a heat sink such as a thermal radiator and/or thermal external connectors.
- FIG. 1 is a schematic cutaway elevational view of a prior art semiconductor device assembly
- FIG. 2a is a schematic cutaway elevational view of a prior art semiconductor device assembly
- FIG. 2b is a schematic partial cut out plan view of a prior art semiconductor device assembly
- FIG. 3 is a schematic cutaway elevational view of a prior art semiconductor device assembly
- FIG. 4 is a schematic cutaway elevational view of a prior art semiconductor device assembly
- FIGS. 5a, 5b and 5c are three schematic cutaway elevational views of the present invention.
- FIG. 5d is a schematic partial cut out plan view of the present invention.
- FIG. 5e is a schematic plan view of the present invention.
- FIGS. 5f and 5g are two schematic cut out plan views of the present invention.
- FIGS. 6a and 6b are two schematic cut out plan views of an aspect of the present invention.
- FIG. 7a is a schematic cutaway elevational view of an aspect of the present invention.
- FIG. 7b is a schematic partial cut out plan view of an aspect of the present invention.
- FIG. 8a is a schematic cutaway elevational view of an aspect of the present invention.
- FIG. 8b is a schematic partial cut out plan view of an aspect of the present invention.
- FIG. 9a is a schematic cutaway elevational view of an aspect of the present invention.
- FIG. 9b is a schematic partial cut out plan view of an aspect of the present invention.
- FIG. 10a is a schematic cutaway elevational view of an aspect of the present invention.
- FIG. 10b is a schematic partial cut out plan view of an aspect of the present invention.
- FIG. 11a is a schematic plan view of an aspect of the present invention.
- FIG. 11b is a schematic cutaway elevational view of an aspect of the present invention.
- FIGS. 5a, 5b, 5c, 5d, 5e, 5f and 5g a preferred embodiment of the of the present invention is illustrated.
- FIGS. 5a, 5b and 5c illustrate the present invention in three different schematic cutaway elevational views.
- FIG. 5a shows the present invention where, for the purpose of illustration, the view of the conductive planes is unobstructed by the view of vias.
- FIG. 5b shows how the first pair of biplanar conductive planes are integrated with the vias.
- FIG. 5c shows how the second pair of biplanar conductive planes are integrated with the vias.
- FIG. 5d illustrates the present invention in schematic partial cut out plan view where three quadrants 52, 53 and 54 of the semiconductor device assembly 500 have been carved out to successively greater depths (i.e. from the top surface to the bottom surface) for the purpose of illustration.
- FIG. 5e illustrates the present invention in a plan view.
- FIGS. 5f and 5g illustrate the present invention in two schematic cut out plan views.
- FIG. 5f shows the present invention where, for the purpose of illustration, the first dielectric layer 506a has been cut out to expose the first conductive pattern.
- FIG. 5g shows the present invention where, for the purpose of illustration, the first and second dielectric layers 506a and 506b have been cut out to expose the second conductive pattern.
- Semiconductor device assembly 500 has a semiconductor die 502 and a package substrate 504.
- the package substrate 504 has a top surface 508 with a die receiving area 510 encircled by lands 511a-d, which are further encircled by signal top traces 512 (partially illustrated in FIG. 5e for illustrative clarity), and a bottom surface 520 with bottom traces 518a-e and external connectors 522a-e (partially illustrated in quadrant 54 in FIG. 5d).
- the lands 511a-d, the signal top traces 512 and the bottom traces 518a-e may be fabricated from gold alloys, aluminum alloys, copper alloys or the like.
- the external connectors 522a-e may be solder ball bumps (illustrated), pins (not illustrated) or the like.
- the first, second, third, and fourth lands 511a-d are each subdivided into many noncontiguous segments.
- the many land segments 511a-d may be selectively arranged into a single file ring (best illustrated in FIG. 5e) in a land area 509 (represented as the annular area between the two dashed lines in FIG. 5e) surrounding die receiving area 510 (represented as the area inside the inner dashed line in FIG. 5e).
- the signal top traces 512 are selectively arranged in the trace area 507 (represented as the area outside the outer dashed line in FIG. 5e) surrounding the land area 509.
- the many land segments 511a-d and the many signal top traces 512 are all insulated from one another by the package substrate top surface 508.
- the semiconductor die 502 is located on the package substrate 504 in the die receiving area 510.
- the die 502 may be mechanically attached to the package substrate 504 in the die receiving area 510 using epoxy 532 or the like.
- the die 502 has core circuits (not illustrated), inputs-output circuits (not illustrated), first power bond pads 514a for the core circuits, second power bond pads 514b for the core circuits, third power bond pads 514c for the input-output circuits, fourth power bond pads 514d for the input-output circuits, and signal bond pads 514e.
- the first, second, third, and fourth power bond pads 514a-d are connected to the first, second, third, and fourth land segments 511a-d, respectively, (only a few of many such bond pads are shown for illustrative clarity) using bond wires 526a-d, respectively (only a few of many such bond pads are shown for illustrative clarity).
- a single power bond pad may be connected to a single land segment (such as is illustrated in FIG. 5e where a single power bond pad 514a is connected to a single land segment 511a using a bond wire 526a), or two or more power bond pads may be connected to a single land segment (such as is illustrated in FIG. 5e where two power bond pads 514d are connected to a single land segment 511d using two bond wires 526d).
- the land segments 511a-d may be selectively arranged in the ring in any sequential order which will best suit the bond wires 526a-d used to interconnect the bond pads 514a-e to the land segments 511a-d and the signal top traces 512. Although not illustrated, it is contemplated that, without departing from the spirit of the present invention, the land segments 511a-d may be selectively sized, in either length or width, so as to best suit the bond wires 526a-d. Further the land segments may be of irregular shape and dimension to best suit the design requirements for a given design application.
- the signal bond pads 514e (only a few of many such bond pads are shown for illustrative clarity) usually connect on a one to one basis with the signal top traces 512, respectively (only a few of many such top traces are shown for illustrative clarity), using bond wires 526e (only a few of many such bond wires are shown for illustrative clarity).
- assembly 500 further has three dielectric layers 506a,b,c (best viewed in FIG. 5a), a first conductive pattern comprising first and third conductive planes 524a and 524c (best viewed in FIGS. 5a and 5f, and partially illustrated in quadrant 52 in FIG. 5d), and a second conductive pattern comprising second and fourth conductive planes 524b and 524d (best viewed in FIGS. 5a and 5g, and partially illustrated in quadrant 53 in FIG. 5d).
- Dielectric layer 506a insulates the land segments 511a-d and the signal top traces 512 from the first and third conductive planes 524a and 524c.
- Dielectric layer 506b insulates the first and third conductive planes 524a and 524c from the second and fourth conductive planes 524b and 524d. And dielectric layer 506c insulates the second and fourth conductive planes 524b and 524d from both the bottom traces 518a-e and the external connectors 522a-e.
- the dielectric layers 506a,b,c may be fabricated from epoxy, polyimide, fiberglass reinforced plastic, ceramic or the like.
- the conductive planes may be fabricated from gold alloys, aluminum alloys, copper alloys or the like.
- the first and third conductive planes 524a and 524c are electrically separated from each other by an insulating gap 530a.
- the first conductive plane 524a is an island centrally located within, and encircled by, the third conductive plane 524c (best viewed in FIG. 5f).
- second and fourth conductive planes 524b and 524d are electrically separated from each other by another insulating gap 530b.
- the second conductive plane 524b is an island centrally located within, and encircled by, the fourth conductive plane 524d (best viewed in FIG. 5g).
- each signal top trace 512 used to carry signals to or from the die 502 is connected on a one to one basis to a respective bottom trace 518e and an external connector 522e by a signal via 538 (only one of many such signal vias 538 are shown in FIGS. 5b and 5c for illustrative clarity).
- the signal vias 538 pass through the three dielectric layers 506a,b,c, and pass through electrically insulating holes 528 in the third and fourth conductive planes 524c and 524d.
- the first conductive plane 524a is connected to the first land segments 511a by top vias 534a, and the first conductive plane is also connected to the bottom traces 518a by bottom vias 536a forming a first power pathway which connects the first power bond pads 514a to the external connectors 522a.
- the second conductive plane 524b is connected to the second land segments 511b by top vias 534b, and the second conductive plane is also connected to the bottom traces 518b by bottom vias 536b forming a second power pathway which connects the second power bond pads 514b to the external connectors 522b.
- the top vias 524b pass through the insulating gap 530a in the first conductive pattern, and the bottom vias 526a pass through the insulating gap 530b in the second conductive pattern.
- the first and second conductive planes 524a and 524b may each have insulated holes (analogous to insulating holes 528) through which top vias 524b and bottom vias 526a may respectively pass.
- the first and second conductive planes 524a and 524b in a biplanar relationship and separated by dielectric layer 506b, form a first pair of conductive planes which form an electrical capacitance when a first voltage is applied to the external connectors 522a and a second voltage is applied to the external connectors 522b.
- the third conductive plane 524c is connected to the third land segments 511c by top vias 534c, and the third conductive plane is also connected to the bottom traces 518c by bottom vias 536c forming a third power pathway which connects the third power bond pads 514c to the external connectors 522c.
- the fourth conductive plane 524d is connected to the fourth land segments 511d by top vias 534d, and the fourth conductive plane is also connected to the bottom traces 518d by bottom vias 536d forming a fourth power pathway which connects the fourth power bond pads 514d to the external connectors 522d.
- the top vias 524d pass through the insulating gap 530a in the first conductive pattern, and the bottom vias 526c pass through the insulating gap 530b in the second conductive pattern.
- the third and forth conductive planes 524c and 524d may each have insulated holes (analogous to insulating holes 528) through which top vias 524d and bottom vias 526c may respectively pass.
- the third and fourth conductive planes 524c and 524d in a biplanar relationship and separated by dielectric layer 506b, form a second pair of conductive planes which form an electrical capacitance when a third voltage is applied to the external connectors 522c and a fourth voltage is applied to the external connectors 522d.
- the signal vias 538, the top vias 534a-d, and the bottom vias 536a-d, are preferably plated through holes, and may be fabricated from gold alloys, aluminum alloys, copper alloys or the like.
- the semiconductor die 502 by connecting the land segments 511a-d to the conductive planes 524a-d, respectively, the semiconductor die 502 first and second power bond pads 514a and 514b for the core circuits are decoupled from the third and fourth power bond pads 514c and 514d for the input-output circuits, thereby reducing noise induced false switching in the core circuits and/or the input-output circuits.
- the core circuits first and second power bond pads 514a and 514b may be alternatively connected to the third and fourth conductive planes 524c and 524d, respectively, and the input-output circuits third and fourth power bond pads 514c and 514d may be alternatively connected to the first and second conductive planes 524a and 524b.
- top vias 534a-d were located directly above, and aligned with, the corresponding bottom vias 536a-d (e.g. a top via 534a shared a common axis with a bottom via 536a )(also known as "through vias").
- the top vias 534a-d may be located so as to not be directly above, or aligned with, the corresponding bottom vias 536a-d (e.g. a top via 534a will not share a common axis with a bottom via 536a)(also known as “blind vias").
- a package substrate may have both through vias as illustrated in FIG. 5b (e.g. 534a-d and 536a-d) and blind vias (not illustrated).
- top vias 534a-d As bottom vias 536a-d, it is contemplated, and within the spirit of the present invention, that a package substrate 504 may have a greater number, the same number, or a lesser number of top vias 534a-d than bottom vias 536a-d.
- the quantity and placement of the top vias 534a-d will be dictated by the quantity and location of power bond pads 514a-d on the semiconductor die (and therefore the quantity and location of land segments 511a-d on the package substrate 504), whereas the quantity and placement of the bottom vias 536a-d will be dictated by the requirements of the external system.
- assembly 500 was shown, for the purpose of illustrative clarity, as having substantially square, or rectangular shaped, first, second, third, and fourth conductive planes 524a-d, it is contemplated, and within the spirit of the present invention, that the conductive planes not be limited to square, or rectangular, shapes.
- FIGS. 6a and 6b an aspect of the present invention is illustrated in schematic cut out plan view.
- bond pads, bond wires, land segments, signal top traces, top vias, bottom vias, signal vias, dielectric layers, bottom traces, and external connectors in assembly 600 are identical to the die 502, bond pads 514a-e, bond wires 526a-e, land segments 511a-d, signal top traces 512, top vias 534a-d, bottom vias 536a-d, signal vias 538, dielectric layers 506a-c, bottom traces 518a-e, and external connectors 522a-e in assembly 500 (as illustrated in FIGS. 5a through 5g).
- FIG. 6a shows the aspect of the present invention where, for the purpose of illustration, the first dielectric 506a has been cut out to expose the first conductive pattern.
- FIG. 6b shows the present invention where, for the purpose of illustration, the first and second dielectric layers 506a and 506b have been cut out to expose the second conductive pattern.
- the biplanar pair of first and second conductive planes 524a and 524b, and/or the biplanar pair of third and fourth conductive planes 524c and 524d may be subdivided into electrically separate biplanar pairs of subplanes. Such biplanar subplane pairs can further minimize ground bounce and noise induced false switching in the core circuits and/or the input-output circuits.
- FIG. 6a shows how the first conductive plane 524a may be subdivided into two electrically separate subplanes 650 and 652, and the third conductive plane 524c may be subdivided into four electrically separate subplanes 660, 662, 664, 666, by selectively extending the insulating gap 530a (which serves to electrically separate the first and third conductive planes 524a and 524c) into the selected conductive planes.
- FIG. 6a shows how the first conductive plane 524a may be subdivided into two electrically separate subplanes 650 and 652, and the third conductive plane 524c may be subdivided into four electrically separate subplanes 660, 662, 664, 666, by selectively extending the insulating gap 530a (which serves to electrically separate the first and third conductive planes 524a and 524c) into the selected conductive planes.
- FIG. 6b shows how the second conductive plane 524b may be subdivided into two electrically separate subplanes 654 and 656 (respectively forming biplanar pairs with conductive subplanes 650 and 652), and the fourth conductive plane 524d may be subdivided into four electrically separate subplanes 668, 670, 672, 674 (respectively forming biplanar pairs with conductive subplanes 660, 662, 664 and 666), by selectively extending the insulating gap 530b (which serves to electrically separate the first and third conductive planes 524b and 524d) into the selected conductive planes.
- the biplanar pair of first and second conductive planes 524a and 524b, and the biplanar pair of third and fourth conductive planes 524c and 524d may be subdivided into two or more biplanar pairs of subplanes as may be required for the specific application of the present invention.
- FIGS. 7a and 7b another aspect of the present invention is illustrated in schematic cutaway elevational view and schematic partial cut out plan view, respectively.
- FIG. 7a does not illustrate bottom vias or signal vias so as to provide an unobstructed view of the present aspect of the invention.
- FIG. 7b illustrates the present invention in schematic partial cut out plan view where three quadrants 72, 73 and 74 of the semiconductor device assembly 700 have been carved out to successively greater depths (i.e. from the top surface to the bottom surface) for the purpose of illustration.
- the semiconductor die 502 and the signal pathways i.e.
- the signal bond pads 514e, the signal bond wires 526e, the signal top traces 512, the signal vias 538, the signal bottom traces 518e, and the signal external connectors 22e) are the same as illustrated in FIGS. 5a-g and the disclosure thereof.
- assembly 700 illustrates an alternative configuration of the first, second, third and fourth lands 711a-d.
- the first, second, third, and fourth lands 711a-d are each subdivided into many noncontiguous segments.
- the first and second land segments 711a and 711b are selectively arranged into a first single file ring which encircles the semiconductor die 502 (partially illustrated in quadrant 71 in FIG. 7b) and the third and fourth land segments 711c and 711d are selectively arranged into a second single file ring which concentrically encircle the segmented ring of first and second lands 711a and 711b(partially illustrated in quadrant 71 in FIG. 7b) which concentrically encircles the first ring.
- the first, second, third, and fourth power bond pads 514a-d on semiconductor 502 are connected to the first, second, third, and fourth land segments 711a-d, respectively, with bond wires 726a-d, respectively.
- the first, second, third, and fourth land segments 711a-d are connected by top vias 734a-d to the conductive planes 724a-d, respectively, which are further connected by bottom vias 736a-d (not illustrated in FIG. 7a) to the bottom traces 718a-d and external connectors 722a-d, respectively.
- FIGS. 8a and 8b yet another aspect of the present invention is illustrated in schematic cutaway elevational view and schematic partial cut out plan view, respectively.
- FIG. 8a does not illustrate bottom vias or signal vias so as to provide an unobstructed view of the present aspect of the invention.
- FIG. 8b illustrates the present invention in schematic partial cut out plan view where three quadrants 82, 83 and 84 of the semiconductor device assembly 800 have been carved out to successively greater depths (i.e. from the top surface to the bottom surface) for the purpose of illustration.
- the semiconductor die 502 and the signal pathways i.e.
- the signal bond pads 514e, the signal bond wires 526e, the signal top traces 512, the signal vias 538, the signal bottom traces 518e, and the signal external connectors 522e) are the same as illustrated in FIGS. 5a-g and the disclosure thereof.
- assembly 800 illustrates another alternative configuration of the first, second, third and fourth lands 811a-d.
- the first and second lands 811a and 811b are each subdivided into many noncontiguous segments and arranged into a single file segmented ring which encircles the semiconductor die 502 (partially illustrated in quadrant 81 in FIG. 8b).
- the third and fourth land segments 811c and 811d are concentric unsegmented rings which further concentrically encircle the segmented ring of first and second lands 811a and 811b (partially illustrated in quadrant 81 in FIG. 8b).
- the first, second, third, and fourth power bond pads 514a-d on semiconductor 502 are connected to the first, second, third, and fourth land segments 811a-d, respectively, with bond wires 826a-d, respectively.
- the first, second, third, and fourth land segments 811a-d are connected by top vias 834a-d to the conductive planes 824a-d, respectively, which are further connected by bottom vias 836a-d (not illustrated in FIG. 8a) to the bottom traces 818a-d and external connectors 822a-d, respectively.
- FIGS. 9a and 9b another aspect of the present invention is illustrated in schematic cutaway elevational view and schematic partial cut out plan view, respectively.
- FIG. 9a does not illustrate bottom vias or signal vias so as to provide an unobstructed view of the present aspect of the invention.
- FIG. 9b illustrates the present invention in schematic partial cut out plan view where three quadrants 92, 93 and 94 of the semiconductor device assembly 900 have been carved out to successively greater depths (i.e. from the top surface to the bottom surface) for the purpose of illustration.
- the semiconductor die 502 and the signal pathways i.e.
- the signal bond pads 514e, the signal bond wires 526e, the signal top traces 512, the signal vias 538, the signal bottom traces 518e, and the signal external connectors 522e) are the same as illustrated in FIGS. 5a-g and the disclosure thereof.
- Assembly 900 illustrates yet another alternative configuration of the first, second, third and fourth lands 911a-d.
- the first and second lands 911a and 911b are two concentric unsegmented rings which encircle the semiconductor die 502 (partially illustrated in quadrant 91 in FIG. 9b).
- the third and fourth land segments 911c and 911d are each subdivided into many noncontiguous segments and arranged into a single file segmented ring which further concentrically encircles the first and second lands 911a and 911b (partially illustrated in quadrant 91 in FIG. 9b).
- the first, second, third, and fourth power bond pads 514a-d on semiconductor 502 are connected to the first, second, third, and fourth land segments 911a-d, respectively, with bond wires 926a-d, respectively.
- the first, second, third, and fourth land segments 911 a-d are connected by top vias 934a-d to the conductive planes 924a-d, respectively, which are further connected by bottom vias 936a-d (not illustrated in FIG. 9a) to the bottom traces 918a-d and external connectors 922a-d, respectively.
- FIGS. 10a and 10b another aspect of the present invention is illustrated in schematic cutaway elevational view and schematic partial cut out plan view, respectively.
- FIG. 10a does not illustrate bottom vias or signal vias so as to provide an unobstructed view of the present aspect of the invention.
- FIG. 10b illustrates the present invention in schematic partial cut out plan view where three quadrants 103, 105 and 107 of the semiconductor device assembly 1000 have been carved out to successively greater depths (i.e. from the top surface to the bottom surface) for the purpose of illustration.
- the semiconductor die 502 and the signal pathways i.e.
- the signal bond pads 514e, the signal bond wires 526e, the signal top traces 512, the signal vias 538, the signal bottom traces 518e, and the signal external connectors 522e) are the same as illustrated in FIGS. 5a-g and the disclosure thereof.
- Assembly 1000 illustrates still another alternative configuration of the first, second, third and fourth lands 1011a-d.
- the first, second, third and fourth lands 1011a-d are four concentric unsegmented rings which encircle the semiconductor die 502 (partially illustrated in quadrant 101 in FIG. 10b).
- the first, second, third, and fourth power bond pads 514a-d on semiconductor 502 are connected to the first, second, third, and fourth land segments 1011a-d, respectively, with bond wires 1026a-d, respectively.
- the first, second, third, and fourth land segments 1011a-d are connected by top vias 1034a-d to the conductive planes 1024a-d, respectively, which are further connected by bottom vias 1036a-d (not illustrated in FIG. 10a) to the bottom traces 1018a-d and external connectors 1022a-d, respectively.
- assemblies 500, 700, 800, 900 and 1000 were shown, for the purpose of illustrative clarity, as having substantially square, or rectangular shaped, land ring configurations, whether contiguous or segmented, it is contemplated, and within the spirit of the present invention, that the land ring configurations not be limited to square, or rectangular, shapes.
- Assemblies 500, 700, 800, 900 and 1000 all have the common feature of using the area between the semiconductor die 502 and the top signal traces 512 for various configurations of the first, second, third, and fourth lands in one or more rings surrounding the die 502, whether segmented or unsegmented. These configurations all allow shorter bond wires to be used to electrically interconnect the semiconductor die to the package substrate.
- the power connections are shorter because the first, second, third, and fourth lands can be located extremely close to the semiconductor die 502 because the pitch between the lands is not a problem. Further the first, second, third, and fourth lands (e.g. 511a-d, 711a-d, 811a-d, 911a-d and 1011a-d) may be positioned so as to be proximate to the first, second, third, and fourth power bond pads 514a-d.
- the electrical connection between the first, second, third, and fourth power bond pads 514a-d and the first, second, third, and fourth conductive planes are considerably shorter and therefore have lower impedance than connections utilizing traces.
- the signal bond wires may also be shorter using the present invention. Because all of the power connections are formed using the lands, and not the traces, the number of traces on the package substrate is reduced. Because the number of traces and the trace pitch determine how close the traces may be placed proximate to the semiconductor die, the reduced number of these traces allows the traces to be extended closer to the semiconductor die, thereby reducing the lengths of the bond wires necessary to connect the signal bond pads 514e to signal traces 512.
- the present invention increases manufacturing yields by reducing the number of semiconductor device assemblies which prematurely fail due to bond wires shorting or breaking.
- FIGS. 11a and 11b another aspect of the present invention is illustrated in schematic plan view and schematic cutaway elevational view, respectively.
- the die (only illustrated in FIG. 11b), bond pads (only illustrated in FIG. 11b), bond wires (only illustrated in FIG.11b), land segments, signal top traces, top vias, bottom vias, signal vias, dielectric layers, bottom traces, and external connectors in assembly 600 are identical to the die 502, bond pads 514a-e, bond wires 526a-e, land segments 511a-d, signal top traces 512, top vias 534a-d, bottom vias 536a-d, signal vias 538, dielectric layers 506a-c, bottom traces 518a-e, and external connectors 522a-e in assembly 500 (as illustrated in FIGS. 5a through 5g).
- Assembly 1100 illustrates a grounded die paddle 1180 which is electrically and thermally conductive.
- the die paddle 1180 may be fabricated from copper alloys, gold alloys, aluminum alloys or the like.
- the die paddle 1180 generally defines the die receiving area on the top surface 508 of the package substrate 1104.
- the inactive face 1186 of semiconductor die 502 may be affixed to the die paddle 1180 using a thermally conductive adhesive 1132 such as epoxy or the like.
- the die paddle may be selectively attached to a single unsegmented land ring (not illustrated) or to one or more segments of the same land, such as land segments 511c.
- FIGS. 11a and 11b show the die paddle 1180 connected to the land segments 511c, however, the die paddle may be selectively connected to any one land, or land segments, such as 511a, 511b, or 511d, so long as the die paddle does not connect two or more different lands or land segments, such as to both 511b and 511c.
- heat generated by the semiconductor die 502 may be thermally conducted from the die 502, through the thermally conductive adhesive 1132, through the die paddle 1180 to the land segments 511c.
- the heat may then be conducted from the land segments 511c, through the top vias 534c to the conductive plane 524c, where some of the heat may be dissipated to the package substrate dielectric layers 506a and 506b which act as heat sinks.
- the heat may also be conducted from the conductive plane 524c to the bottom vias 536c, the bottom traces 518c, and the external connectors 522c.
- the heat may be radiated, conducted, or convected to the ambient environment which acts as a heat sink, or further conducted to an external system, which acts as a heat sink, connected to the external connectors 522c.
- thermal vias 1182 may pass from the top surface 508 to the bottom surface 520, by passing through electrically insulating hole 528 in conductive planes 524a and 524b.
- the thermal vias 1182 thermally connect to the die paddle 1180 and the bottom surface 520 of the package substrate 504.
- the thermal vias 1182 may terminate in a thermally conductive radiator 1184 and/or thermal external connectors 1122.
- the thermally conductive radiator 1184 which acts as a heat sink, may dissipate the heat to the ambient environment by radiation, conduction, or convection.
- the thermal external connectors 1122 may dissipate the heat by conduction to an external system, which acts as a heat sink, connected to the thermal external connectors 1122.
Abstract
Description
Claims (21)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/656,033 US5691568A (en) | 1996-05-31 | 1996-05-31 | Wire bondable package design with maxium electrical performance and minimum number of layers |
JP15803397A JP4550173B2 (en) | 1996-05-31 | 1997-05-30 | Semiconductor device package and semiconductor device assembly having the semiconductor device package |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/656,033 US5691568A (en) | 1996-05-31 | 1996-05-31 | Wire bondable package design with maxium electrical performance and minimum number of layers |
Publications (1)
Publication Number | Publication Date |
---|---|
US5691568A true US5691568A (en) | 1997-11-25 |
Family
ID=24631358
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/656,033 Expired - Lifetime US5691568A (en) | 1996-05-31 | 1996-05-31 | Wire bondable package design with maxium electrical performance and minimum number of layers |
Country Status (2)
Country | Link |
---|---|
US (1) | US5691568A (en) |
JP (1) | JP4550173B2 (en) |
Cited By (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5903050A (en) * | 1998-04-30 | 1999-05-11 | Lsi Logic Corporation | Semiconductor package having capacitive extension spokes and method for making the same |
US5982632A (en) * | 1995-01-24 | 1999-11-09 | Intel Corporation | Short power signal path integrated circuit package |
US6043559A (en) * | 1996-09-09 | 2000-03-28 | Intel Corporation | Integrated circuit package which contains two in plane voltage busses and a wrap around conductive strip that connects a bond finger to one of the busses |
US6103548A (en) * | 1997-09-17 | 2000-08-15 | Motorola, Inc. | Semiconductor device and method of manufacture |
US6163071A (en) * | 1995-11-29 | 2000-12-19 | Hitachi, Ltd. | BGA type semiconductor device and electronic equipment using the same |
US6225702B1 (en) * | 1997-08-29 | 2001-05-01 | Mitsubishi Denki Kabushiki Kaisha | Ball grid array to prevent shorting between a power supply and ground terminal |
US6242814B1 (en) * | 1998-07-31 | 2001-06-05 | Lsi Logic Corporation | Universal I/O pad structure for in-line or staggered wire bonding or arrayed flip-chip assembly |
EP1166361A1 (en) * | 1999-03-11 | 2002-01-02 | Atmel Corporation | Apparatus and method for an integrated circuit having high q reactive components |
WO2002011207A2 (en) * | 2000-07-31 | 2002-02-07 | Intel Corporation | Electronic assembly comprising substrate with embedded capacitors and methods of manufacture |
WO2002019430A2 (en) * | 2000-08-30 | 2002-03-07 | Intel Corporation | Hybrid substrate with embedded capacitors and methods of manufacture |
US6476506B1 (en) | 2001-09-28 | 2002-11-05 | Motorola, Inc. | Packaged semiconductor with multiple rows of bond pads and method therefor |
US6479758B1 (en) * | 2000-01-21 | 2002-11-12 | Kabushiki Kaisha Toshiba | Wiring board, semiconductor package and semiconductor device |
US20030015785A1 (en) * | 1995-11-29 | 2003-01-23 | Hitachi, Ltd. | BGA type semiconductor device and electronic equipment using the same |
EP1296453A2 (en) * | 2001-09-25 | 2003-03-26 | TDK Corporation | Package substrate for integrated circuit device |
EP1315203A2 (en) * | 2001-11-15 | 2003-05-28 | Sanyo Electric Co., Ltd. | Semiconductor device with different bonding configurations |
US6608376B1 (en) * | 2002-03-25 | 2003-08-19 | Lsi Logic Corporation | Integrated circuit package substrate with high density routing mechanism |
US20030183908A1 (en) * | 2002-04-02 | 2003-10-02 | Umc Japan | Semiconductor device and method of manufacturing the same |
WO2003043085A3 (en) * | 2001-11-13 | 2003-11-06 | Ibm | Electronic device carrier adapted for transmitting high frequency signals |
WO2004012262A2 (en) * | 2002-07-26 | 2004-02-05 | Qualcomm Incorporated | Method for accommodating small minimum die in wire bonded area array packages |
US6707164B2 (en) * | 2001-10-19 | 2004-03-16 | Acer Laboratories Inc. | Package of semiconductor chip with array-type bonding pads |
US20040053014A1 (en) * | 2002-07-09 | 2004-03-18 | Sumitomo Electric Industries, Ltd. | Multilayer printed circuit board |
US6891260B1 (en) * | 2002-06-06 | 2005-05-10 | Lsi Logic Corporation | Integrated circuit package substrate with high density routing mechanism |
US6970362B1 (en) | 2000-07-31 | 2005-11-29 | Intel Corporation | Electronic assemblies and systems comprising interposer with embedded capacitors |
US20050269675A1 (en) * | 2000-04-12 | 2005-12-08 | Micron Technology, Inc. | Internal package heat dissipator |
US6979898B1 (en) * | 1998-07-06 | 2005-12-27 | Micron Technology, Inc. | Semiconductor component and a method of fabricating the semiconductor component |
US20060001152A1 (en) * | 2004-07-02 | 2006-01-05 | Phoenix Precision Technology Corporation | Direct connection multi-chip semiconductor element structure |
US20060225916A1 (en) * | 2004-09-14 | 2006-10-12 | Jerimy Nelson | Routing vias in a substrate from bypass capacitor pads |
US20070018323A1 (en) * | 2005-07-22 | 2007-01-25 | Seagate Technology Llc | Reduced inductance in ball grid array packages |
CN1317923C (en) * | 2003-09-29 | 2007-05-23 | 财团法人工业技术研究院 | A base plate structure having built-in capacitor |
US7276399B1 (en) * | 2004-02-19 | 2007-10-02 | Altera Corporation | Method of designing a module-based flip chip substrate design |
US20080209837A1 (en) * | 2002-04-22 | 2008-09-04 | Valinge Innovation Ab | Floorboards, flooring systems and methods for manufacturing and installation thereof |
US7568177B1 (en) * | 2005-10-31 | 2009-07-28 | Cadence Design Systems, Inc. | System and method for power gating of an integrated circuit |
US20100090333A1 (en) * | 2008-10-09 | 2010-04-15 | Renesas Technology Corp. | Semiconductor device, manufacturing method thereof, and manufacturing method of semiconductor module |
US20100330797A1 (en) * | 2008-02-12 | 2010-12-30 | International Business Machines Corporation | Fabrication method for circuit substrate having post-fed die side power supply connections |
US20110089565A1 (en) * | 2003-09-25 | 2011-04-21 | Rohm Co., Ltd. | Semiconductor Device and Electronic Apparatus Equipped with the Semiconductor Device |
US20110215452A1 (en) * | 2010-03-08 | 2011-09-08 | Renesas Electronics Corporation | Semiconductor package, substrate, electronic component, and method of mounting semiconductor package |
US20120098125A1 (en) * | 2010-10-21 | 2012-04-26 | Via Technologies, Inc. | Integrated circuit package and physical layer interface arrangement |
US20120126398A1 (en) * | 2010-11-23 | 2012-05-24 | Via Technologies, Inc. | Integrated circuit package and physical layer interface arrangement |
US8552517B1 (en) * | 2010-09-14 | 2013-10-08 | Amkor Technology, Inc. | Conductive paste and mold for electrical connection of photovoltaic die to substrate |
US20140319662A1 (en) * | 2013-04-26 | 2014-10-30 | Se-Ho YOU | Semiconductor package |
US20150214173A1 (en) * | 2014-01-27 | 2015-07-30 | Semiconductor Components Industries, Llc | Package substrate structure for enhanced signal transmission and method |
US9202783B1 (en) * | 2011-03-24 | 2015-12-01 | Juniper Networks, Inc. | Selective antipad backdrilling for printed circuit boards |
US20190035721A1 (en) * | 2016-09-21 | 2019-01-31 | Intel Corporation | Radial solder ball pattern for attaching semiconductor and micromechanical chips |
US10304767B2 (en) * | 2017-04-26 | 2019-05-28 | Renesas Electronics Corporation | Semiconductor device |
CN110915305A (en) * | 2018-04-09 | 2020-03-24 | 北京比特大陆科技有限公司 | Circuit board, chip, series circuit, circuit board, and electronic device |
CN111261605A (en) * | 2018-12-03 | 2020-06-09 | 爱思开海力士有限公司 | Semiconductor package |
CN111276458A (en) * | 2018-12-04 | 2020-06-12 | 爱思开海力士有限公司 | Semiconductor package |
US11222834B2 (en) * | 2019-03-22 | 2022-01-11 | Analog Devices International Unlimited Company | Package with electrical pathway |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6422877B1 (en) * | 2000-10-05 | 2002-07-23 | Motorola, Inc. | Apparatus for coupling power to an electronics module |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4551746A (en) * | 1982-10-05 | 1985-11-05 | Mayo Foundation | Leadless chip carrier apparatus providing an improved transmission line environment and improved heat dissipation |
US4551747A (en) * | 1982-10-05 | 1985-11-05 | Mayo Foundation | Leadless chip carrier apparatus providing for a transmission line environment and improved heat dissipation |
US5089881A (en) * | 1988-11-03 | 1992-02-18 | Micro Substrates, Inc. | Fine-pitch chip carrier |
US5218230A (en) * | 1990-09-28 | 1993-06-08 | Fujitsu Limited | Ic package with electric conductor lines in dielectric package body |
US5513076A (en) * | 1992-12-30 | 1996-04-30 | Interconnect Systems, Inc. | Multi-level assemblies for interconnecting integrated circuits |
-
1996
- 1996-05-31 US US08/656,033 patent/US5691568A/en not_active Expired - Lifetime
-
1997
- 1997-05-30 JP JP15803397A patent/JP4550173B2/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4551746A (en) * | 1982-10-05 | 1985-11-05 | Mayo Foundation | Leadless chip carrier apparatus providing an improved transmission line environment and improved heat dissipation |
US4551747A (en) * | 1982-10-05 | 1985-11-05 | Mayo Foundation | Leadless chip carrier apparatus providing for a transmission line environment and improved heat dissipation |
US5089881A (en) * | 1988-11-03 | 1992-02-18 | Micro Substrates, Inc. | Fine-pitch chip carrier |
US5218230A (en) * | 1990-09-28 | 1993-06-08 | Fujitsu Limited | Ic package with electric conductor lines in dielectric package body |
US5513076A (en) * | 1992-12-30 | 1996-04-30 | Interconnect Systems, Inc. | Multi-level assemblies for interconnecting integrated circuits |
Cited By (108)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5982632A (en) * | 1995-01-24 | 1999-11-09 | Intel Corporation | Short power signal path integrated circuit package |
US7164194B2 (en) * | 1995-11-29 | 2007-01-16 | Renesas Technology Corp. | BGA type semiconductor device and electronic equipment using the same |
US6734545B1 (en) * | 1995-11-29 | 2004-05-11 | Hitachi, Ltd. | BGA type semiconductor device and electronic equipment using the same |
US7291909B2 (en) | 1995-11-29 | 2007-11-06 | Renesas Technology Corp. | BGA type semiconductor device and electronic equipment using the same |
US6163071A (en) * | 1995-11-29 | 2000-12-19 | Hitachi, Ltd. | BGA type semiconductor device and electronic equipment using the same |
US20030015786A1 (en) * | 1995-11-29 | 2003-01-23 | Hitachi, Ltd. | BGA type semiconductor device and electronic equipment using the same |
US20030015785A1 (en) * | 1995-11-29 | 2003-01-23 | Hitachi, Ltd. | BGA type semiconductor device and electronic equipment using the same |
US6440770B1 (en) | 1996-09-09 | 2002-08-27 | Intel Corporation | Integrated circuit package |
US6043559A (en) * | 1996-09-09 | 2000-03-28 | Intel Corporation | Integrated circuit package which contains two in plane voltage busses and a wrap around conductive strip that connects a bond finger to one of the busses |
US6225702B1 (en) * | 1997-08-29 | 2001-05-01 | Mitsubishi Denki Kabushiki Kaisha | Ball grid array to prevent shorting between a power supply and ground terminal |
US6103548A (en) * | 1997-09-17 | 2000-08-15 | Motorola, Inc. | Semiconductor device and method of manufacture |
US5903050A (en) * | 1998-04-30 | 1999-05-11 | Lsi Logic Corporation | Semiconductor package having capacitive extension spokes and method for making the same |
US20070045808A1 (en) * | 1998-07-06 | 2007-03-01 | Farnworth Warren M | Test carrier for semiconductor components having conductors defined by grooves |
US7132366B2 (en) | 1998-07-06 | 2006-11-07 | Micron Technology | Method for fabricating semiconductor components using conductive layer and grooves |
US20060003481A1 (en) * | 1998-07-06 | 2006-01-05 | Farnworth Warren M | Method for fabricating semiconductor components using conductive layer and grooves |
US7256490B2 (en) | 1998-07-06 | 2007-08-14 | Micron Technology, Inc. | Test carrier for semiconductor components having conductors defined by grooves |
US6979898B1 (en) * | 1998-07-06 | 2005-12-27 | Micron Technology, Inc. | Semiconductor component and a method of fabricating the semiconductor component |
US6242814B1 (en) * | 1998-07-31 | 2001-06-05 | Lsi Logic Corporation | Universal I/O pad structure for in-line or staggered wire bonding or arrayed flip-chip assembly |
EP1166361A1 (en) * | 1999-03-11 | 2002-01-02 | Atmel Corporation | Apparatus and method for an integrated circuit having high q reactive components |
EP1166361A4 (en) * | 1999-03-11 | 2004-07-21 | Atmel Corp | Apparatus and method for an integrated circuit having high q reactive components |
KR100703642B1 (en) * | 1999-03-11 | 2007-04-05 | 아트멜 코포레이숀 | Apparatus and method for an integrated circuit having high q reactive components |
US6479758B1 (en) * | 2000-01-21 | 2002-11-12 | Kabushiki Kaisha Toshiba | Wiring board, semiconductor package and semiconductor device |
US20050269675A1 (en) * | 2000-04-12 | 2005-12-08 | Micron Technology, Inc. | Internal package heat dissipator |
US7163845B2 (en) * | 2000-04-12 | 2007-01-16 | Micron Technology, Inc. | Internal package heat dissipator |
EP1515365A2 (en) * | 2000-07-31 | 2005-03-16 | Intel Corporation | Electronic assembly comprising substrate with embedded capacitors and methods of manufacture |
WO2002011207A2 (en) * | 2000-07-31 | 2002-02-07 | Intel Corporation | Electronic assembly comprising substrate with embedded capacitors and methods of manufacture |
EP1515365A3 (en) * | 2000-07-31 | 2006-10-04 | Intel Corporation | Electronic assembly comprising substrate with embedded capacitors and methods of manufacture |
WO2002011207A3 (en) * | 2000-07-31 | 2003-08-28 | Intel Corp | Electronic assembly comprising substrate with embedded capacitors and methods of manufacture |
US20060012966A1 (en) * | 2000-07-31 | 2006-01-19 | Intel Corporation | Electronic assemblies and systems comprising interposer with embedded capacitors |
US7339798B2 (en) | 2000-07-31 | 2008-03-04 | Intel Corporation | Electronic assemblies and systems comprising interposer with embedded capacitors |
US6611419B1 (en) | 2000-07-31 | 2003-08-26 | Intel Corporation | Electronic assembly comprising substrate with embedded capacitors |
US6970362B1 (en) | 2000-07-31 | 2005-11-29 | Intel Corporation | Electronic assemblies and systems comprising interposer with embedded capacitors |
WO2002019430A3 (en) * | 2000-08-30 | 2002-09-12 | Intel Corp | Hybrid substrate with embedded capacitors and methods of manufacture |
US20060279940A1 (en) * | 2000-08-30 | 2006-12-14 | Intel Corporation | Electronic assemblies comprising ceramic/organic hybrid substrate with embedded capacitors |
US7120031B2 (en) | 2000-08-30 | 2006-10-10 | Intel Corporation | Data processing system comprising ceramic/organic hybrid substrate with embedded capacitors |
US20040238942A1 (en) * | 2000-08-30 | 2004-12-02 | Intel Corporation | Electronic assembly comprising ceramic/organic hybrid substrate with embedded capacitors and methods of manufacture |
WO2002019430A2 (en) * | 2000-08-30 | 2002-03-07 | Intel Corporation | Hybrid substrate with embedded capacitors and methods of manufacture |
US6775150B1 (en) | 2000-08-30 | 2004-08-10 | Intel Corporation | Electronic assembly comprising ceramic/organic hybrid substrate with embedded capacitors and methods of manufacture |
US7535728B2 (en) | 2000-08-30 | 2009-05-19 | Intel Corporation | Electronic assemblies comprising ceramic/organic hybrid substrate with embedded capacitors |
US20060249825A1 (en) * | 2001-09-05 | 2006-11-09 | Tdk Corporation | Package substrate, integrated circuit apparatus, substrate unit, surface acoustic wave apparatus, and circuit device |
US7151310B2 (en) | 2001-09-25 | 2006-12-19 | Tdk Corporation | Package substrate, integrated circuit apparatus, substrate unit, surface acoustic wave apparatus, and circuit device |
US20030058064A1 (en) * | 2001-09-25 | 2003-03-27 | Tdk Corporation | Package substrate, integrated circuit apparatus, substrate unit, surface acoustic wave apparatus, and circuit device |
EP1296453A2 (en) * | 2001-09-25 | 2003-03-26 | TDK Corporation | Package substrate for integrated circuit device |
EP1296453A3 (en) * | 2001-09-25 | 2003-06-04 | TDK Corporation | Package substrate for integrated circuit device |
US7304377B2 (en) | 2001-09-25 | 2007-12-04 | Tdk Corporation | Package substrate, integrated circuit apparatus, substrate unit, surface acoustic wave apparatus, and circuit device |
US6476506B1 (en) | 2001-09-28 | 2002-11-05 | Motorola, Inc. | Packaged semiconductor with multiple rows of bond pads and method therefor |
US6707164B2 (en) * | 2001-10-19 | 2004-03-16 | Acer Laboratories Inc. | Package of semiconductor chip with array-type bonding pads |
US7015574B2 (en) | 2001-11-13 | 2006-03-21 | International Business Machines Corporation | Electronic device carrier adapted for transmitting high frequency signals |
US20050006137A1 (en) * | 2001-11-13 | 2005-01-13 | Dave Alcoe | Electronic device carrier adapted for transmitting high frequency signals |
CN1314114C (en) * | 2001-11-13 | 2007-05-02 | 国际商业机器公司 | Electronic device carrier adapted for transmitting high frequency signals |
WO2003043085A3 (en) * | 2001-11-13 | 2003-11-06 | Ibm | Electronic device carrier adapted for transmitting high frequency signals |
EP1315203A3 (en) * | 2001-11-15 | 2006-04-05 | Sanyo Electric Co., Ltd. | Semiconductor device with different bonding configurations |
KR100679185B1 (en) * | 2001-11-15 | 2007-02-07 | 산요덴키가부시키가이샤 | Semiconductor device |
EP1315203A2 (en) * | 2001-11-15 | 2003-05-28 | Sanyo Electric Co., Ltd. | Semiconductor device with different bonding configurations |
US6608376B1 (en) * | 2002-03-25 | 2003-08-19 | Lsi Logic Corporation | Integrated circuit package substrate with high density routing mechanism |
US20030183908A1 (en) * | 2002-04-02 | 2003-10-02 | Umc Japan | Semiconductor device and method of manufacturing the same |
US7199460B2 (en) * | 2002-04-02 | 2007-04-03 | Umc Japan | Semiconductor device and method of manufacturing the same |
US20080209837A1 (en) * | 2002-04-22 | 2008-09-04 | Valinge Innovation Ab | Floorboards, flooring systems and methods for manufacturing and installation thereof |
US6891260B1 (en) * | 2002-06-06 | 2005-05-10 | Lsi Logic Corporation | Integrated circuit package substrate with high density routing mechanism |
US20040053014A1 (en) * | 2002-07-09 | 2004-03-18 | Sumitomo Electric Industries, Ltd. | Multilayer printed circuit board |
US6807065B2 (en) * | 2002-07-09 | 2004-10-19 | Sumitomo Electric Industries, Ltd. | Multilayer printed circuit board |
WO2004012262A2 (en) * | 2002-07-26 | 2004-02-05 | Qualcomm Incorporated | Method for accommodating small minimum die in wire bonded area array packages |
WO2004012262A3 (en) * | 2002-07-26 | 2004-04-08 | Qualcomm Inc | Method for accommodating small minimum die in wire bonded area array packages |
US20040075178A1 (en) * | 2002-07-26 | 2004-04-22 | Ryan Lane | Method for a accommodating small minimum die in wire bonded area array packages |
US6891275B2 (en) * | 2002-07-26 | 2005-05-10 | Qualcomm Incorporated | Method for accommodating small minimum die in wire bonded area array packages |
US20040195703A1 (en) * | 2002-07-26 | 2004-10-07 | Ryan Lane | Method for accommodating small minimum die in wire bonded area array packages |
US8304885B2 (en) * | 2003-09-25 | 2012-11-06 | Rohm Co., Ltd. | Semiconductor device and electronic apparatus equipped with the semiconductor device |
US20110089565A1 (en) * | 2003-09-25 | 2011-04-21 | Rohm Co., Ltd. | Semiconductor Device and Electronic Apparatus Equipped with the Semiconductor Device |
CN1317923C (en) * | 2003-09-29 | 2007-05-23 | 财团法人工业技术研究院 | A base plate structure having built-in capacitor |
US7276399B1 (en) * | 2004-02-19 | 2007-10-02 | Altera Corporation | Method of designing a module-based flip chip substrate design |
US7417299B2 (en) * | 2004-07-02 | 2008-08-26 | Phoenix Precision Technology Corporation | Direct connection multi-chip semiconductor element structure |
US20060001152A1 (en) * | 2004-07-02 | 2006-01-05 | Phoenix Precision Technology Corporation | Direct connection multi-chip semiconductor element structure |
US20060225916A1 (en) * | 2004-09-14 | 2006-10-12 | Jerimy Nelson | Routing vias in a substrate from bypass capacitor pads |
US7326860B2 (en) * | 2004-09-14 | 2008-02-05 | Hewlett-Packard Development Company, L.P. | Routing vias in a substrate from bypass capacitor pads |
US20080296766A1 (en) * | 2005-07-22 | 2008-12-04 | Seagate Technology Llc. | Reduced inductance in ball grid array packages |
US7535113B2 (en) | 2005-07-22 | 2009-05-19 | Seagate Technology Llc | Reduced inductance in ball grid array packages |
US20070018323A1 (en) * | 2005-07-22 | 2007-01-25 | Seagate Technology Llc | Reduced inductance in ball grid array packages |
US7420286B2 (en) * | 2005-07-22 | 2008-09-02 | Seagate Technology Llc | Reduced inductance in ball grid array packages |
US7568177B1 (en) * | 2005-10-31 | 2009-07-28 | Cadence Design Systems, Inc. | System and method for power gating of an integrated circuit |
US20100330797A1 (en) * | 2008-02-12 | 2010-12-30 | International Business Machines Corporation | Fabrication method for circuit substrate having post-fed die side power supply connections |
US8722536B2 (en) | 2008-02-12 | 2014-05-13 | International Business Machines Corporation | Fabrication method for circuit substrate having post-fed die side power supply connections |
US8586476B2 (en) * | 2008-02-12 | 2013-11-19 | International Business Machines Corporation | Fabrication method for circuit substrate having post-fed die side power supply connections |
US20100090333A1 (en) * | 2008-10-09 | 2010-04-15 | Renesas Technology Corp. | Semiconductor device, manufacturing method thereof, and manufacturing method of semiconductor module |
US8405231B2 (en) | 2008-10-09 | 2013-03-26 | Renesas Electronics Corporation | Semiconductor device, manufacturing method thereof, and manufacturing method of semiconductor module |
US8076787B2 (en) * | 2008-10-09 | 2011-12-13 | Renesas Electronics Corporation | Semiconductor device, manufacturing method thereof, and manufacturing method of semiconductor module |
US20110215452A1 (en) * | 2010-03-08 | 2011-09-08 | Renesas Electronics Corporation | Semiconductor package, substrate, electronic component, and method of mounting semiconductor package |
US8552517B1 (en) * | 2010-09-14 | 2013-10-08 | Amkor Technology, Inc. | Conductive paste and mold for electrical connection of photovoltaic die to substrate |
US20120098125A1 (en) * | 2010-10-21 | 2012-04-26 | Via Technologies, Inc. | Integrated circuit package and physical layer interface arrangement |
US8698325B2 (en) * | 2010-10-21 | 2014-04-15 | Via Technologies, Inc. | Integrated circuit package and physical layer interface arrangement |
US8912656B2 (en) * | 2010-11-23 | 2014-12-16 | Via Technologies, Inc. | Integrated circuit package and physical layer interface arrangement |
US20120126398A1 (en) * | 2010-11-23 | 2012-05-24 | Via Technologies, Inc. | Integrated circuit package and physical layer interface arrangement |
US9202783B1 (en) * | 2011-03-24 | 2015-12-01 | Juniper Networks, Inc. | Selective antipad backdrilling for printed circuit boards |
US20140319662A1 (en) * | 2013-04-26 | 2014-10-30 | Se-Ho YOU | Semiconductor package |
US9147643B2 (en) * | 2013-04-26 | 2015-09-29 | Samsung Electronics Co., Ltd. | Semiconductor package |
US9373600B2 (en) * | 2014-01-27 | 2016-06-21 | Semiconductor Components Industries, Llc | Package substrate structure for enhanced signal transmission and method |
US20150214173A1 (en) * | 2014-01-27 | 2015-07-30 | Semiconductor Components Industries, Llc | Package substrate structure for enhanced signal transmission and method |
US20190035721A1 (en) * | 2016-09-21 | 2019-01-31 | Intel Corporation | Radial solder ball pattern for attaching semiconductor and micromechanical chips |
US10515891B2 (en) * | 2016-09-21 | 2019-12-24 | Intel Corporation | Radial solder ball pattern for attaching semiconductor and micromechanical chips |
US10304767B2 (en) * | 2017-04-26 | 2019-05-28 | Renesas Electronics Corporation | Semiconductor device |
CN110915305A (en) * | 2018-04-09 | 2020-03-24 | 北京比特大陆科技有限公司 | Circuit board, chip, series circuit, circuit board, and electronic device |
US11758654B2 (en) * | 2018-04-09 | 2023-09-12 | Bitmain Development Pte. Ltd. | Circuit substrate, chip, series circuit, circuit board and electronic device |
CN110915305B (en) * | 2018-04-09 | 2023-08-18 | 北京比特大陆科技有限公司 | Circuit board, chip, series circuit, circuit board and electronic device |
US20210161011A1 (en) * | 2018-04-09 | 2021-05-27 | Bitmain Technologies Limited | Circuit substrate, chip, series circuit, circuit board and electronic device |
CN111261605B (en) * | 2018-12-03 | 2023-04-07 | 爱思开海力士有限公司 | Semiconductor package |
CN111261605A (en) * | 2018-12-03 | 2020-06-09 | 爱思开海力士有限公司 | Semiconductor package |
CN111276458B (en) * | 2018-12-04 | 2023-04-18 | 爱思开海力士有限公司 | Semiconductor package |
CN111276458A (en) * | 2018-12-04 | 2020-06-12 | 爱思开海力士有限公司 | Semiconductor package |
US11222834B2 (en) * | 2019-03-22 | 2022-01-11 | Analog Devices International Unlimited Company | Package with electrical pathway |
Also Published As
Publication number | Publication date |
---|---|
JP4550173B2 (en) | 2010-09-22 |
JPH1056106A (en) | 1998-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5691568A (en) | Wire bondable package design with maxium electrical performance and minimum number of layers | |
US5672911A (en) | Apparatus to decouple core circuits power supply from input-output circuits power supply in a semiconductor device package | |
US6160705A (en) | Ball grid array package and method using enhanced power and ground distribution circuitry | |
US4975761A (en) | High performance plastic encapsulated package for integrated circuit die | |
JP4592122B2 (en) | Flip chip package with reduced number of package layers | |
US7183658B2 (en) | Low cost microelectronic circuit package | |
US4771366A (en) | Ceramic card assembly having enhanced power distribution and cooling | |
US6888240B2 (en) | High performance, low cost microelectronic circuit package with interposer | |
US6770963B1 (en) | Multi-power ring chip scale package for system level integration | |
US4692839A (en) | Multiple chip interconnection system and package | |
US5825628A (en) | Electronic package with enhanced pad design | |
US6448639B1 (en) | Substrate having specific pad distribution | |
US20020034066A1 (en) | Heat dissipation ball grid array package | |
US5650660A (en) | Circuit pattern for a ball grid array integrated circuit package | |
JP2001274288A (en) | Integrated circuit chip carrier structure | |
US6897555B1 (en) | Integrated circuit package and method for a PBGA package having a multiplicity of staggered power ring segments for power connection to integrated circuit die | |
US7732904B2 (en) | Multi-surface contact IC packaging structures and assemblies | |
US5726860A (en) | Method and apparatus to reduce cavity size and the bondwire length in three tier PGA packages by interdigitating the VCC/VSS | |
US6307259B1 (en) | Plastic package for semiconductor device | |
US5067004A (en) | Module for interconnecting integrated circuits | |
JPH1065044A (en) | Semiconductor die having staggered bond pads | |
CN110911384A (en) | Embedded passive bridge chip and application thereof | |
US6603199B1 (en) | Integrated circuit package having die with staggered bond pads and die pad assignment methodology for assembly of staggered die in single-tier ebga packages | |
US10861766B1 (en) | Package structures | |
US6710432B1 (en) | Integrated circuit package with low inductance ground path and improved thermal capability |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LSI LOGIC CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHOU, TAI-YU;DANDIA, SANJAY;REEL/FRAME:008127/0015;SIGNING DATES FROM 19960802 TO 19960805 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:LSI LOGIC CORPORATION;REEL/FRAME:033102/0270 Effective date: 20070406 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388 Effective date: 20140814 |
|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;BROADCOM CORPORATION;REEL/FRAME:044886/0766 Effective date: 20171208 |
|
AS | Assignment |
Owner name: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERA Free format text: SECURITY INTEREST;ASSIGNORS:HILCO PATENT ACQUISITION 56, LLC;BELL SEMICONDUCTOR, LLC;BELL NORTHERN RESEARCH, LLC;REEL/FRAME:045216/0020 Effective date: 20180124 |
|
AS | Assignment |
Owner name: BELL NORTHERN RESEARCH, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 Owner name: HILCO PATENT ACQUISITION 56, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 |