US5719532A - Horizontal lock detector - Google Patents
Horizontal lock detector Download PDFInfo
- Publication number
- US5719532A US5719532A US08/584,750 US58475096A US5719532A US 5719532 A US5719532 A US 5719532A US 58475096 A US58475096 A US 58475096A US 5719532 A US5719532 A US 5719532A
- Authority
- US
- United States
- Prior art keywords
- phase
- charge
- level
- circuit
- control signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/12—Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising
- H04N5/126—Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising whereby the synchronisation signal indirectly commands a frequency generator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S331/00—Oscillators
- Y10S331/02—Phase locked loop having lock indicating or detecting means
Definitions
- the present invention relates to the field of locking the phase and frequency of sampling pulses in phase with an input signal. More particularly, the present invention relates to the field of detecting when the sampling pulses are locked in phase and frequency with the input signal.
- a composite video signal contains information which is used by a video system to generate a video picture on a display, monitor or television.
- Each period, within the horizontal portion of a composite video signal contains information representing one horizontal provided line which is to be output on the video display, monitor or television.
- Each horizontal period includes a horizontal synchronization pulse, a burst signal and a video information signal.
- color or chrominance information is represented by a particular phase of the chrominance subcarrier signal that is amplitude modulated with color information.
- the horizontal synchronization pulse is used by a phase locked loop to synchronize the system for displaying the next horizontal line of video information.
- the burst signal is used to synchronize the phase of the sampling pulses with the phase of the color subcarrier signal.
- the burst signal has a burst signal frequency equal to 3.58 MHz, which is the frequency of the chrominance subcarrier f sc .
- the video information signal then comprises the chrominance subcarrier having different phases amplitude-modulated with chrominance information.
- the composite color video signal includes both luminance and chrominance information.
- a video picture or frame is made up of a number of horizontal lines included within the video display.
- the video system begins at the top of the screen and displays the information within the composite video signal one horizontal line at a time.
- the information for each horizontal line is contained within a horizontal period of the composite video signal.
- the video system moves to the next line and displays the information within the next horizontal period of the composite video system. This continues until the video system reaches the bottom line on the video display. After displaying the video information on the bottom line of the video display, the video system must reset itself to the top of the display in order to begin displaying the next frame.
- a sync separator circuit is used to separate the horizontal synchronization pulses from the composite video signal.
- the output of the sync separator circuit is used by a horizontal phase lock loop to lock the video system in phase with the composite video signal during the horizontal period of each frame.
- the horizontal phase-lock loop is used to lock in phase and frequency the sampling pulses generated by the video system relative to the incoming horizontal synchronization signals.
- the actual phase of the sampling pulses relative to the horizontal synchronization signal may drift from the phase-lock relationship. This drift may be due to temperature changes in temperature-sensitive circuit components, changes in the operation of such components due to age, and the like.
- errors such as phase errors, may be introduced into the sampled signal. If left uncorrected, the video picture reproduced from the sampled video signal, may be erroneous.
- a horizontal phase-lock loop is used to detect errors in phase and adjust the phase of the sampling pulses accordingly.
- a charge pump circuit is generally included within a phase-lock loop.
- the charge pump circuit is provided with one or more control input signals.
- a level of charge is built up on a circuit storage element, typically a capacitor, in response to the control signals.
- the control input signals are typically provided from a phase detector circuit which generates one or more control signals representative of the difference in the phase of the two signals which are to be locked in phase together.
- the charge built up on the circuit storage element then corresponds to the level of the control signal generated by the phase detector circuit.
- phase-lock loops the charge which is built up on the circuit storage element is used to control the frequency of an output signal generated by a voltage controlled oscillator.
- the charge stored on the circuit storage element using the charge pump circuit, the frequency and phase of the signal generated by the voltage controlled oscillator is controlled and locked to the phase and frequency of a reference signal.
- the charge pump circuit includes two current sources IUp and IDown, two switches S1 and S2 and the charge pump capacitor CH.
- a first terminal of the current source IUp is coupled to a voltage source VCC.
- a second terminal of the current source IUp is coupled to a first terminal of the switch S1.
- a second terminal of the switch S1 is coupled to a first terminal of the switch S2 and a first terminal of the capacitor CH.
- a second terminal of the capacitor CH is coupled to ground.
- a second terminal of the switch S2 is coupled to a first terminal of a current source IDown.
- a second terminal of the current source IDown is coupled to ground.
- a control signal UP is coupled to control the operation of the switch S1.
- a control signal DOWN is coupled to control the operation of the switch S2.
- the control signals UP and DOWN are provided from a phase detector circuit within a phase-lock loop in response to a difference in phase between a signal and the sampling pulses. Accordingly, if there is a positive phase difference between the signal and the sampling pulses, the control signal DOWN will be activated in order to correct the phase difference by discharging the capacitor CH through the current source IDown. If there is a negative phase difference between the signal and the reference signal, the control signal UP will be activated in order to correct the phase difference by charging the capacitor CH from the current source IUp. The voltage stored across the capacitor CH is then used by an oscillating circuit to modify the phase and frequency of the signal until it is locked in phase with the reference signal. When the sampling pulses are locked in phase with the input signal, the control signals UP and DOWN both remain inactive or at a logical low voltage level.
- a horizontal lock detector circuit monitors charge pump control signals within a horizontal phase-lock loop to determine when the sampling pulses generated by the video system are locked in phase with the horizontal synchronization pulses of the input composite video signal.
- An output signal is generated by the horizontal lock detector circuit which is active when the sampling pulses are locked in phase with the input composite video signal and inactive when the sampling pulses are not locked in phase with the input composite video signal.
- the charge pump control signals are generated by a phase detector circuit within the horizontal phase-lock loop in response to a difference in phase between the sampling pulses and the input composite video signal. Once the sampling pulses are locked in phase with the input composite video signal, the charge pump control signals will become inactive. When the charge pump control signals are inactive for a predetermined period of time, signalling that the sampling pulses are locked in phase with the input composite video signal, the output of the horizontal lock detector circuit is activated and will remain active until the charge pump control signals are again active.
- a current source is enabled when either of the charge pump control signals are active.
- the current source builds up a first level of charge on a first capacitor during a horizontal blanking period.
- a detecting circuit monitors the first level of charge to determine when it rises above an active threshold value.
- a second level of charge is built up on a second capacitor when the first level of charge is above the active threshold value.
- An output circuit is coupled to the second capacitor for generating an output signal which is activated when the second level of charge falls below a locked threshold value and deactivated when the second level of charge rises above an unlocked threshold level. When the output signal is active the sampling pulses are locked together in phase with the input composite video signal.
- FIG. 1 illustrates a schematic diagram of a conventional charge pump circuit.
- FIG. 2 illustrates a schematic diagram of a horizontal lock detector circuit of the present invention.
- FIG. 3a illustrates a timing diagram of a horizontal synchronization signal Sync separated from an input composite video signal and supplied to the horizontal lock detector circuit of FIG. 2.
- FIG. 3b illustrates a timing diagram of a horizontal blank signal HB supplied to the horizontal lock detector circuit of FIG. 2.
- FIG. 3c illustrates a timing diagram of a signal at a voltage node VX within the horizontal lock detector circuit of FIG. 2.
- FIG. 3d illustrates a timing diagram of a signal at a voltage node VY within the horizontal lock detector circuit of FIG. 2.
- FIG. 3e illustrates a timing diagram of an output signal LockH with the horizontal lock detector circuit of FIG. 2.
- a horizontal lock detector circuit within a video system monitors a pair of control signals to a charge pump in order to determine when sampling pulses generated by the video system are locked in phase with horizontal synchronization signals within an input composite video signal.
- the charge pump forms a portion of a horizontal phase-lock loop circuit.
- the charge pump control signals UP and DOWN are generated by a phase detector circuit within the horizontal phase-lock loop in response to a difference in phase between the sampling pulses and the horizontal synchronization pulses of the input composite video signal.
- a charge pump circuit In response to the charge pump control signals, a charge pump circuit generates an output which is used to either increase or decrease the frequency of the sampling pulses in order to lock the sampling pulses in phase with the input composite video signal.
- the charge pump control signals will become inactive.
- An output signal is generated by the horizontal lock detector circuit which is active when the sampling pulses are locked in phase with the input composite video signal and inactive when the sampling pulses are not locked in phase with the input composite video signal.
- the horizontal lock detector circuit also receives the charge pump control signals as inputs for determining when the charge pump control signals both become inactive. As long as either of the charge pump control signals UP or DOWN are active, a difference in phase exists between the sampling pulses generated by the video system and the input composite video signal while this difference in phase exists and the charge pump control signals UP and DOWN are active, the output signal of the horizontal lock detector circuit will remain inactive. When the charge pump control signals are inactive for a predetermined period of time that signals that the sampling pulses are locked in phase with the input composite video signal. At such a time, the output of the horizontal lock detector circuit is activated and will remain at a logical high voltage level until the charge pump control signals are again active.
- a charge is built up across a first storage element, raising a voltage level across the first storage element.
- a horizontal blanking signal HB is at a logical low voltage level.
- the horizontal synchronization pulse is present on the input composite video signal.
- the voltage level across the first storage element is only charged up during the horizontal blanking period, when the horizontal blanking signal HB is inactive.
- the first storage element is discharged when the horizontal blanking signal HB is active.
- the voltage level across the first storage element is increased, when the charge pump control signals are active, until it reaches an active threshold level.
- an output of a flip-flop is set to a logical high voltage level.
- the output of the flip-flop is reset at the end of the horizontal blanking period when the horizontal blanking signal HB rises to a logical high voltage level. While the output of the flip-flop is at a logical high voltage level it is used to build up a charge and raise a voltage level across a second storage element.
- an output signal is pulled to a logical low voltage level, signalling that the sampling pulses are not locked in phase with the input composite video signal.
- the output signal is maintained at the logical low voltage level as long as the charge pump control signals are active.
- the charge pump control signals UP and DOWN are both inactive, the voltage level across the first storage element is not increased and will therefore never reach the active threshold level to set the output of the flip-flop. Because the output of the flip-flop is not set, the second storage element will get discharged through a resistor causing the voltage level across the second storage element to drop. Under these conditions, after the voltage level across the second storage element decreases past a locked threshold level, the output signal is raised to a logical high voltage level, signalling that the sampling pulses are locked in phase with the input composite video signal. The output signal is maintained at the logical high voltage level until the charge pump control signals are again active.
- a schematic block diagram of a horizontal lock detector circuit of the present invention is illustrated in FIG. 2.
- a horizontal blanking signal HB is at a logical low voltage level during the horizontal blanking period, when the synchronization pulse is present within the input composite video signal.
- the horizontal blanking signal HB is at a logical high voltage level.
- the horizontal blanking signal HB is coupled to a base of an npn transistor Q1 and to a reset input of an RS flip-flop 20.
- Control signals UP and DOWN which are generated within a horizontal phase-lock loop in order to control a charge pump circuit, are coupled as inputs to a logical NOR gate 10.
- the control signals UP and DOWN are provided from a phase detector circuit 40 for controlling the charge pump circuit 46.
- the charge pump circuit 46 includes the components illustrated in FIG. 1 and operates as described above.
- An input composite video signal is coupled to a synchronization separation circuit 42, which separates the synchronization signals from the input composite video signal as is well known in the art.
- An output of the synchronization separation circuit 42 is coupled as an input to the phase detector circuit 40.
- Sampling pulses are generated by a sampling pulse generator circuit 44 and coupled as an input to the phase detector circuit 40.
- the phase detector circuit 40 compares the phase of the two input signals and activates the control signals UP and DOWN appropriately, as is well known in the art, to bring the two it;put signals into phase.
- the charge pump circuit 46 stores a level of charge controlled by the control signals UP and DOWN, as described above, which is provided to the sampling pulse generator circuit 44 in order to appropriately change the phase of the sampling pulses generated by the sampling pulse generator circuit 44.
- An output of the logical NOR gate 10 is coupled to control a current source IO.
- a first terminal of the current source IO is coupled to a supply voltage VCC.
- a collector of the transistor Q1 is coupled to a second terminal of the current source IO, to a first terminal of a detection capacitor C1, to an anode of a diode D1 and to a set input of the RS flip-flop 20, thereby forming a voltage node VCAP representative of the voltage level across the capacitor C1.
- An emitter of the transistor Q1 is coupled to ground.
- a second terminal of the capacitor C1 is coupled to ground.
- a cathode of the diode D1 is coupled to a constant biasing voltage VLimit.
- the diode D1 and the constant biasing voltage Vlimit keep the voltage level at the voltage node VCAP from falling below a known value equal to a diode drop plus the value of the constant biasing voltage VLimit. This prevents the current source IO from saturating.
- An output Q of the RS flip-flop 20 is coupled to an anode of a diode D2 and to a first terminal of a resistor R1, thereby forming a voltage node VX representative of the voltage level of the output of the RS flip-flop 20.
- a cathode of the diode D2 is coupled to a second terminal of the resistor R1, to a first terminal of a delay capacitor C2 and to an input of an inverting schmitt trigger circuit 30, thereby forming a voltage node VY representative of the voltage level across the capacitor C2.
- a second terminal of the capacitor C2 is coupled to ground.
- An output of the inverting schmitt trigger circuit 30 provides an active high output LockH of the horizontal lock detector circuit of the present invention.
- Timing diagrams of selected signals within the horizontal lock detector circuit of the present invention are illustrated in FIG. 3.
- the timing diagrams illustrated in FIG. 3 are shown to correspond to each other in time.
- the horizontal synchronization signal Sync is illustrated in FIG. 3a.
- the horizontal blanking signal HB is illustrated in FIG. 3b.
- a signal at the voltage node VX is illustrated in FIG. 3c.
- a signal at the voltage node VY is illustrated in FIG. 3d.
- the output signal LockH is illustrated in FIG. 3e.
- the output of the logical NOR gate 10 (FIG. 2) is at a logical low voltage level.
- the current source IO is enabled and will supply current to the capacitor C1 when the output of the logical NOR gate 10 is at a logical low voltage level.
- the transistor Q1 is on and the capacitor C1 is discharged through the transistor Q1.
- the transistor Q1 is off and the discharge path for the capacitor C1 is disabled.
- the current source IO will supply current to the capacitor C1 and charge up the voltage level across the capacitor C1 and at the voltage node VCAP.
- the output of the flip-flop 20 and the voltage level at the voltage node VX will be set to a logical high voltage level.
- FIGS. 3b and 3c there is a delay from the beginning of the horizontal blanking period until the voltage level at the node VX is raised to a logical high voltage level because of the time necessary to charge the capacitor C1 and raise the voltage level at the voltage node VCAP to a logical high voltage level.
- the capacitor C2 When the voltage level at the node VX is at a logical high voltage level, the capacitor C2 will charge, which raises the voltage level at the voltage node VY.
- the diode D2 provides a low impedance path through which the capacitor C2 is charged.
- the output LockH of the schmitt trigger circuit 30 and of the horizontal lock detector is pulled to a logical low voltage level, signalling that the sampling pulses generated by the video system are not locked in phase with the input composite video signal.
- the schmitt trigger circuit 30 includes the unlocked threshold level and a locked threshold level.
- the unlocked threshold level is above the locked threshold level.
- the output of the schmitt trigger circuit 30 is pulled to a logical low voltage level.
- the output of the schmitt trigger circuit 30 is raised to a logical high voltage level.
- the horizontal blanking signal HB rises to a logical high voltage level
- the output of the flip-flop 20 and the voltage level at the voltage node VX are reset and pulled to a logical low voltage level. Because the horizontal blanking signal HB is at a logical high voltage level, the transistor Q1 is on and any charge stored across the capacitor C1 is discharged through the transistor Q1. The voltage level across the capacitor C2 and at the voltage node VY will therefore begin to discharge through the resistor R1. If the control signals UP and DOWN are active during the next horizontal blanking period, the voltage level across the capacitor C2 and at the voltage node VY will be charged up again.
- the values of the capacitor C2 and the resistor R1 have been chosen so that the voltage level across the capacitor C2 and at the voltage node VY will not be pulled below the locked threshold level of the schmitt trigger circuit 30 during a single non horizontal blanking period. Therefore, as long as the control signals UP and DOWN are active, the output LockH of the schmitt trigger circuit 30 will remain at a logical low voltage level.
- the current source IO is disabled and the capacitor C1 is not charged up during the horizontal blanking period.
- the voltage level at the voltage node VCAP will therefore not rise above a logical high voltage level threshold and will not set the flip-flop 20. Accordingly, the output of the flip-flop 20 and the voltage level at the voltage node VX is not set or raised to a logical high voltage level when the control signals UP and DOWN are both inactive.
- the voltage level across the capacitor C2 and at the voltage node VY will therefore discharge below the locked threshold level of the schmitt trigger circuit 30.
- the output LockH of the schmitt trigger circuit 30 and of the horizontal lock detector circuit of the present invention will correspondingly rise to a logical high voltage level, signalling that the sampling pulses generated by the video system are locked in phase with the input composite video signal.
- the output LockH will remain at a logical high voltage level until the charge pump control signals UP and DOWN are again active.
- the preferred embodiment of the present invention is implemented within a video/graphics overlay integrated circuit, Part No. CXA2015Q, which will be available from Sony Corporation of America, 3300 Zanker Road, San Jose, Calif. 95134.
- a horizontal phase-lock loop within this video/graphics overlay integrated circuit is used to lock sampling pulses generated by the video system and used to sample the horizontal synchronization signal, in phase with an input composite video signal. The phase and frequency of the sampling pulses is adjusted by the horizontal phase-lock loop until they are locked in phase with the input composite video signal.
- a phase detector circuit within the horizontal phase-lock loop monitors the difference in phase between the sampling pulses and the input composite video signal. The phase detector circuit generates the charge pump control signals UP and DOWN which are used to control a charge pump circuit.
- the horizontal lock detector circuit of the present invention monitors the charge pump control signals generated by the phase detector circuit, as described above, in order to determine when the sampling pulses are locked in phase with the input composite video signal.
- circuit of the present invention may be implemented using another device technology, including but not limited to CMOS, MOS, discrete components and ECL. It will also be apparent to those skilled in the art that different logic circuit configurations could be substituted for the logic circuit described above to perform the functions of the preferred embodiment.
Abstract
Description
Claims (25)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/584,750 US5719532A (en) | 1995-06-21 | 1996-01-11 | Horizontal lock detector |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US40695P | 1995-06-21 | 1995-06-21 | |
US08/584,750 US5719532A (en) | 1995-06-21 | 1996-01-11 | Horizontal lock detector |
Publications (1)
Publication Number | Publication Date |
---|---|
US5719532A true US5719532A (en) | 1998-02-17 |
Family
ID=26667584
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/584,750 Expired - Lifetime US5719532A (en) | 1995-06-21 | 1996-01-11 | Horizontal lock detector |
Country Status (1)
Country | Link |
---|---|
US (1) | US5719532A (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5870002A (en) * | 1997-06-23 | 1999-02-09 | Exar Corporation | Phase-frequency lock detector |
US6014176A (en) * | 1995-06-21 | 2000-01-11 | Sony Corporation | Automatic phase control apparatus for phase locking the chroma burst of analog and digital video data using a numerically controlled oscillator |
US6215361B1 (en) * | 1996-09-09 | 2001-04-10 | Sgs-Thomson Microelectronics S.A. | Phase-locked loop with a charge pump current limiting device |
US6252466B1 (en) * | 1999-12-22 | 2001-06-26 | Texas Instruments Incorporated | Power-up detector for a phase-locked loop circuit |
US6538150B2 (en) * | 2000-07-24 | 2003-03-25 | Aventis Cropscience Gmbh | Substituted sulfonylaminomethylbenzoic acid (derivatives) and their preparation |
US20060038595A1 (en) * | 2004-08-11 | 2006-02-23 | Micron Technology, Inc. | Digital lock detector for PLL |
US20080315961A1 (en) * | 2007-06-19 | 2008-12-25 | Harris Stratex Networks Operating Corporation | Quality of Phase Lock and Loss of Lock Detector |
CN112787656A (en) * | 2020-12-31 | 2021-05-11 | 重庆西山科技股份有限公司 | Sample-hold control method, device and host |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4393412A (en) * | 1979-07-25 | 1983-07-12 | Sony Corporation | Automatic chroma level control circuit for compensating both slow and rapid chroma level changes |
US4636836A (en) * | 1984-12-03 | 1987-01-13 | Rca Corporation | Phase locked loop system for providing a phase shifted output signal |
US4698601A (en) * | 1985-02-20 | 1987-10-06 | Hitachi, Ltd. | Phase locked loop |
US4729013A (en) * | 1985-05-21 | 1988-03-01 | Sony Corporation | Time base error corrector |
US4802032A (en) * | 1985-01-31 | 1989-01-31 | Sony Corporation | Servo for VTR drum motor with external reference signal phase modulation |
US4891608A (en) * | 1987-07-13 | 1990-01-02 | Hitachi, Ltd. | #6 Control circuit for horizontal oscillator |
US5124671A (en) * | 1991-06-04 | 1992-06-23 | Zenith Electronics Corporation | Lock detector and confidence system for multiple frequency range oscillator control |
US5179450A (en) * | 1989-12-15 | 1993-01-12 | Sony Corporation | Video signal processing apparatus and method for the time base compensation |
US5245430A (en) * | 1990-02-08 | 1993-09-14 | Sony Corporation | Timebase corrector with drop-out compensation |
US5256989A (en) * | 1991-05-03 | 1993-10-26 | Motorola, Inc. | Lock detection for a phase lock loop |
US5278520A (en) * | 1992-10-26 | 1994-01-11 | Codex, Corp. | Phase lock detection in a phase lock loop |
US5304953A (en) * | 1993-06-01 | 1994-04-19 | Motorola, Inc. | Lock recovery circuit for a phase locked loop |
US5374900A (en) * | 1993-02-02 | 1994-12-20 | Silicon Systems, Inc. | Phase window test circuit |
US5534821A (en) * | 1993-09-20 | 1996-07-09 | Fujitsu Limited | Charge pump circuits for PLL frequency synthesizer |
-
1996
- 1996-01-11 US US08/584,750 patent/US5719532A/en not_active Expired - Lifetime
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4393412A (en) * | 1979-07-25 | 1983-07-12 | Sony Corporation | Automatic chroma level control circuit for compensating both slow and rapid chroma level changes |
US4636836A (en) * | 1984-12-03 | 1987-01-13 | Rca Corporation | Phase locked loop system for providing a phase shifted output signal |
US4802032A (en) * | 1985-01-31 | 1989-01-31 | Sony Corporation | Servo for VTR drum motor with external reference signal phase modulation |
US4698601A (en) * | 1985-02-20 | 1987-10-06 | Hitachi, Ltd. | Phase locked loop |
US4729013A (en) * | 1985-05-21 | 1988-03-01 | Sony Corporation | Time base error corrector |
US4891608A (en) * | 1987-07-13 | 1990-01-02 | Hitachi, Ltd. | #6 Control circuit for horizontal oscillator |
US5179450A (en) * | 1989-12-15 | 1993-01-12 | Sony Corporation | Video signal processing apparatus and method for the time base compensation |
US5245430A (en) * | 1990-02-08 | 1993-09-14 | Sony Corporation | Timebase corrector with drop-out compensation |
US5256989A (en) * | 1991-05-03 | 1993-10-26 | Motorola, Inc. | Lock detection for a phase lock loop |
US5124671A (en) * | 1991-06-04 | 1992-06-23 | Zenith Electronics Corporation | Lock detector and confidence system for multiple frequency range oscillator control |
US5278520A (en) * | 1992-10-26 | 1994-01-11 | Codex, Corp. | Phase lock detection in a phase lock loop |
US5374900A (en) * | 1993-02-02 | 1994-12-20 | Silicon Systems, Inc. | Phase window test circuit |
US5304953A (en) * | 1993-06-01 | 1994-04-19 | Motorola, Inc. | Lock recovery circuit for a phase locked loop |
US5534821A (en) * | 1993-09-20 | 1996-07-09 | Fujitsu Limited | Charge pump circuits for PLL frequency synthesizer |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6014176A (en) * | 1995-06-21 | 2000-01-11 | Sony Corporation | Automatic phase control apparatus for phase locking the chroma burst of analog and digital video data using a numerically controlled oscillator |
US6215361B1 (en) * | 1996-09-09 | 2001-04-10 | Sgs-Thomson Microelectronics S.A. | Phase-locked loop with a charge pump current limiting device |
US5870002A (en) * | 1997-06-23 | 1999-02-09 | Exar Corporation | Phase-frequency lock detector |
US6252466B1 (en) * | 1999-12-22 | 2001-06-26 | Texas Instruments Incorporated | Power-up detector for a phase-locked loop circuit |
US6538150B2 (en) * | 2000-07-24 | 2003-03-25 | Aventis Cropscience Gmbh | Substituted sulfonylaminomethylbenzoic acid (derivatives) and their preparation |
US7424082B2 (en) | 2004-08-11 | 2008-09-09 | Micron Technology, Inc. | Digital lock detector for PLL |
US20060038595A1 (en) * | 2004-08-11 | 2006-02-23 | Micron Technology, Inc. | Digital lock detector for PLL |
US20080315961A1 (en) * | 2007-06-19 | 2008-12-25 | Harris Stratex Networks Operating Corporation | Quality of Phase Lock and Loss of Lock Detector |
US7649421B2 (en) | 2007-06-19 | 2010-01-19 | Harris Stratex Networks Operating Corporation | Quality of phase lock and loss of lock detector |
US20100079171A1 (en) * | 2007-06-19 | 2010-04-01 | Harris Stratex Networks Operating Corporation | Quality of phase lock and loss of lock detector |
US7952437B2 (en) | 2007-06-19 | 2011-05-31 | Aviat U.S., Inc. | Quality of phase lock and loss of lock detector |
US20110221534A1 (en) * | 2007-06-19 | 2011-09-15 | Alan Victor | Quality of Phase Lock and Loss of Lock Detector |
US8344813B2 (en) | 2007-06-19 | 2013-01-01 | Harris Stratex Networks Operating Corporation | Quality of phase lock and loss of lock detector |
CN112787656A (en) * | 2020-12-31 | 2021-05-11 | 重庆西山科技股份有限公司 | Sample-hold control method, device and host |
CN112787656B (en) * | 2020-12-31 | 2022-11-15 | 重庆西山科技股份有限公司 | Sample-hold control method, device and host |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5347365A (en) | Device for receiving closed captioned broadcasts | |
US5719532A (en) | Horizontal lock detector | |
US5784122A (en) | Chroma lock detector | |
KR100382328B1 (en) | Pll circuit and phase lock detecting circuit | |
JPS626389B2 (en) | ||
US6140881A (en) | Display apparatus with a circuit for controlling the input voltage of PLL according to display mode and method | |
US5907367A (en) | Video overlay circuit for synchronizing and combining analog and digital signals | |
US5748252A (en) | Method and apparatus for synchronizing internal and external video signals | |
US5274448A (en) | Circuit arrangement for detecting a TV synchronizing signal | |
US6028640A (en) | Current source and threshold voltage generation method and apparatus for HHK video circuit | |
US4047223A (en) | Frequency scanning automatic phase control system | |
JPH0965343A (en) | Automatic discriminating device for broadcasting system | |
US5689308A (en) | Vertical reset genereator circuit | |
US5774185A (en) | Method of and apparatus for removing equalizing pulses without using external pins | |
US4999707A (en) | Synchronizing signal separating circuit separating synchronizing signal from a composite video signal | |
US4882624A (en) | Synchronizing signal separation circuit for a television receiver | |
US5774188A (en) | Black and white video signal detector for detecting the absence of a burst signal from a video signal | |
US6046776A (en) | Burst gate pulse generator | |
US6018370A (en) | Current source and threshold voltage generation method and apparatus for HHK video circuit | |
JPH029505B2 (en) | ||
US5208672A (en) | Horizontal synchronizing signal generating circuit | |
JP3439143B2 (en) | Horizontal synchronization circuit | |
US7184096B2 (en) | Method and circuit for providing a horizontal scan signal for a television set | |
US6008864A (en) | Composite video signal backporch soft-clamp system using servo loop | |
CA2013532C (en) | Synchronizing signal separating circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SONY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAYEBI, MEHRDAD;NGO, DUC;REEL/FRAME:007844/0622 Effective date: 19951209 Owner name: SONY ELECTRONICS, INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAYEBI, MEHRDAD;NGO, DUC;REEL/FRAME:007844/0622 Effective date: 19951209 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |