|Numéro de publication||US5761705 A|
|Type de publication||Octroi|
|Numéro de demande||US 08/630,906|
|Date de publication||2 juin 1998|
|Date de dépôt||4 avr. 1996|
|Date de priorité||4 avr. 1996|
|État de paiement des frais||Payé|
|Autre référence de publication||DE69714498D1, DE69714498T2, EP0800138A1, EP0800138B1|
|Numéro de publication||08630906, 630906, US 5761705 A, US 5761705A, US-A-5761705, US5761705 A, US5761705A|
|Inventeurs||Rodney A. DeKoning, Donald R. Humlicek, Max L. Johnson|
|Cessionnaire d'origine||Symbios, Inc.|
|Exporter la citation||BiBTeX, EndNote, RefMan|
|Citations de brevets (10), Citations hors brevets (1), Référencé par (117), Classifications (27), Événements juridiques (9)|
|Liens externes: USPTO, Cession USPTO, Espacenet|
1. Field of the Invention
The invention relates generally to the control methods operable within a disk array subsystem (RAID) and in particular to a method for maintaining cache mirroring consistency between redundant caches through reset cycles of the caches.
2. Background of the Invention
Modern mass storage subsystems are continuing to provide increasing storage capacities to fulfill user demands from host computer system applications. Due to this critical reliance on large capacity mass storage, demands for enhanced reliability are also high. Various storage device configurations and geometries are commonly applied to meet the demands for higher storage capacity while maintaining or enhancing reliability of the mass storage subsystems.
A popular solution to these mass storage demands for increased capacity and reliability is the use of multiple smaller storage modules configured in geometries that permit redundancy of stored data to assure data integrity in case of various failures. In many such redundant subsystems, recovery from many common failures can be automated within the storage subsystem itself due to the use of data redundancy, error codes, and so-called "hot spares" (extra storage modules which may be activated to replace a failed, previously active storage module). These subsystems are typically referred to as redundant arrays of inexpensive (or independent) disks (or more commonly by the acronym RAID). The 1987 publication by David A. Patterson, et al., from University of California at Berkeley entitled A Case for Redundant Arrays of Inexpensive Disks (RAID), reviews the fundamental concepts of RAID technology.
There are five "levels" of standard geometries defined in the Patterson publication. The simplest array, a RAID level 1 system, comprises one or more disks for storing data and an equal number of additional "mirror" disks for storing copies of the information written to the data disks. The remaining RAID levels, identified as RAID level 2,3,4 and 5 systems, segment the data into portions for storage across several data disks. One of more additional disks are utilized to store error check or parity information.
RAID storage subsystems typically utilize a control module that shields the user or host system from the details of managing the redundant array. The controller makes the subsystem appear to the host computer as a single, highly reliable, high capacity disk drive. In fact, the RAID controller may distribute the host computer system supplied data across a plurality of the small independent drives with redundancy and error checking information so as to improve subsystem reliability. Frequently RAID subsystems provide large cache memory structures to further improve the performance of the RAID subsystem. The cache memory is associated with the control module such that the storage blocks on the disk array are mapped to blocks in the cache. This mapping is also transparent to the host system. The host system simply requests blocks of data to be read or written and the RAID controller manipulates the disk array and cache memory as required.
To further improve reliability, it is known in the art to provide redundant control modules to reduce the failure rate of the subsystem due to control electronics failures. In some redundant architectures, pairs of control modules are configured such that they control the same physical array of disk drives. A cache memory module is associated with each of the redundant pair of control modules. The redundant control modules communicate with one another to assure that the cache modules are synchronized. In prior designs, the redundant pair of control modules would communicate at their power-on initialization (or after a reset operation). While the redundant control modules completed their communications to assure synchronization of the cache modules, the RAID storage subsystem would be unavailable with respect to completing host computer requests. If the cache modules were found to be "out of sync" the time required to restore synchronization could be significant. In addition, a failure of one of the redundant pair of control modules would further extend the time during which the RAID storage subsystem would be unavailable. Manual (operator) intervention could be required to replace a defective redundant control module in order for the RAID subsystem to begin processing of host computer requests.
In view of the above it is clear that a need exists for an improved cache architecture and control method for RAID subsystems which further reduces the overhead processing required of the RAID subsystem to post cached writes to the disk devices.
The present invention solves the above and other problems, and thereby advances the useful arts, by providing methods and associated apparatus which permit a RAID storage subsystem having redundant pairs of control modules to assure the consistency of redundant caches while processing host computer I/O requests. In particular, the methods and apparatus of the present invention provides for "check-in" of a first of the two redundant control modules followed by the "check-in" of the second redundant control module. The check-in processing of the methods of the present invention assure that the redundant cache modules are synchronized before the controller pair begins mirrored operations. However, unlike prior designs, the methods of the present invention also permit the first controller to process host computer I/0 requests before the second controller successfully checks in. The methods of the present invention then coordinates the "late check-in" of the second controller by assuring consistency of the redundant caches during processing of host computer I/O request by the first controller.
In particular, the present invention performs required processing at the start of day power on reset cycle (or any other similar reset function) to "check-in" the first of the two redundant control modules. The "check-in" process inspects the cache module of the control module to determine whether its contents are synchronized with the RAID storage subsystem. First, the check-in process determines whether mirrored operation is desired (as indicated by the present configuration of the RAID subsystem). If mirrored operation is not presently required, no further processing is required to synchronize with the second controller--the first controller may function independently without regard for synchronizing its cache memory with the second controller. Assuming mirrored operation is presently desired, the first controller signals to the second controller that it is awaiting its check-in processing.
Responsive to this signal from the first controller, the second controller then checks in by checking its cache module for consistency. Cache module consistency (in either the first or second control module) is determined by verifying that the control module was last used in the present RAID subsystem and that the battery subsystem which maintains the non-volatility of the cache memory has remained properly operational. A control module which was last used in the present RAID subsystem is referred to herein as a "native" module while a control module which was not last used in the present RAID subsystem is referred to herein as a "foreign" control module. If the battery subsystem associated with the cache memory of a control module is properly operational, then the cache memory is assured to have the same contents as when it was last operated in a RAID subsystem. If both control modules are checked in and indicate that they are both native and that both battery subsystems are properly operational, then the redundant control module pair may continue mirrored cache operations. If one of the control modules indicates a foreign status or indicates an invalid cache due to a "bad" battery subsystem, then the first control module continues to perform host computer I/O requests in a "write-through" mode until the two cache memory modules are again restored to synchronization. The caches are synchronized by appropriate copy operations in the background as host computer I/O requests are processed by the first controller in the write-through mode. If neither cache is valid (e.g. both controllers have invalid cache contents because of their foreign status or inoperative battery subsystems), then the caches for both control modules are purged (contents discarded) and mirrored operation continues by starting with empty caches in the redundant control module pair.
Once the first controller is checked and ready for operation, it waits only a brief period for the second controller to check-in and verify cache synchronization. After the brief timeout, the first controller will switch to a "write-through" mode of operation as it awaits the "late check-in" of the second controller. This feature of the present invention enables the RAID subsystem to process host computer I/O requests (though in a degraded mode of operation) while the redundant pair of control modules synchronize their respective caches.
It is therefore an object of the present invention to provide methods and associated apparatus for assuring the consistency of cache memories in a redundant pair of disk array controllers.
It is a further object of the present invention to provide methods and associated apparatus for assuring the consistency of cache memories in a redundant pair of disk array controllers in parallel with processing of host computer I/O requests.
It is a further object of the present invention to provide methods and associated apparatus for synchronizing redundant pairs of cached control modules while a first control module of each pair continues to process host computer I/O requests.
The above and other objects, aspects, features, and advantages of the present invention will become apparent from the following description and the attached drawing.
FIG. 1 is a block diagram of a typical RAID storage subsystem in which the structures and methods of the present invention may be applied;
FIG. 2 is a block diagram depicting the RDACs of FIG. 1 configured for dual active operation mode;
FIG. 3 is a block diagram depicting the RDACs of FIG. 1 configured for active/passive paired operation mode;
FIGS. 4 and 5 are flowcharts describing the operation of the first of a pair of RDACs checking in; and
FIG. 6 is a flowchart describing the operation of the second of a pair of RDACs checking in.
While the invention is susceptible to various modifications and alternative forms, a specific embodiment thereof has been shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that it is not intended to limit the invention to the particular form disclosed, but on the contrary, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
FIG. 1 is a block diagram of a typical RAID storage subsystem 100, having redundant disk array controllers 118.1 and 118.2 (hereinafter referred to as RDACs), in which the methods and associated apparatus of the present invention may be applied. RAID storage subsystem 100 includes at least one pair of RDACs 118.1 and 118.2. Each RDAC 118.1 and 118.2 is in turn connected to disk array 108 via bus (or busses) 150 and to host computer 120 via bus 154. Disk array 108 is comprised of a plurality of disk drives 110. One of ordinary skill in the art will readily recognize that interface bus 150 between RDACs 118.1 and 118.2 and disk array 108 (including disk drives 110) may be any of several industry standard interface busses including SCSI, IDE, EIDE, IPI, Fiber Channel, SSA, PCI, etc. Circuits (not shown) within RDACs 118.1 and 118.2 appropriate to controlling bus 150 are well known to those of ordinary skill in the art. Interface bus 154 between RDACs 118.1 and 118.2 and host computer 120 may be any of several standard industry interface busses including SCSI, Ethernet (LAN), Token Ring (LAN), etc. Circuits (not shown) within RDACs 118.1 and 118.2 appropriate to controlling bus 154 are well known to those of ordinary skill in the art.
As shown in FIG. 1, RAID storage subsystem 100 may be utilized to implement any of the well known RAID levels (e.g. levels 0-5). The various RAID levels are distinguished by the manner in which the associated RAID controller logically subdivides or partitions the disk drives 110 in disk array 108. For example, when implementing RAID level 1 features, approximately half of the disk drives 110 of disk array 108 are used to store and retrieve data while the other half is operated by the RAID controller to mirror the data storage contents of the first half. Further, when implementing RAID level 4 features, the RAID controller utilizes a portion of the disk drives 110 in disk array 108 for the storage of data and the remaining disk drives 110 are utilized for the storage of error checking/correcting information (e.g. parity information). As discussed below, the methods and associated apparatus of the present invention may be applied to the RAID storage subsystem 100 in conjunction with any of the standard RAID levels.
RDAC 118.1 includes CPU 112.1, program memory 114.1 (e.g. ROM/RAM devices for storing program instructions and variables for the operation of CPU 112.1), and cache memory 116.1 for storing data and control information related to the data stored in disk array 108. CPU 112.1, program memory 114.1, and cache memory 116.1 are connected via memory bus 152.1 to enable CPU 112.1 to store and retrieve information in the memory devices. The data structures of the present invention are embodied within cache memory 116.1 and are created and manipulated by methods operable within CPU 112.1. RDAC 118.2 is identical to RDAC 118.1 and is comprised of CPU 112.2, program memory 114.2 and cache memory 116.2, all interconnected via memory bus 152.2. To permit each RDAC to communicate with the other, the RDACs 118.1 and 118.2 are interconnected via shared bus 156. The RDACs 118.1 and 118.2 are interchangeable devices within RAID subsystem 100 to permit easy replacement, including hot swap, of a defective RDAC. One of ordinary skill in the art will readily recognize that the block diagram of FIG. 1 is intended only as an exemplary design which may embody the present invention. Many alternate controller and subsystem designs may embody the methods and associated apparatus and structures of the present invention.
REDUNDANT CACHE ARCHITECTURE
Each CPU 112.1 or 112.2 within each RDAC 118.1 or 118.2 can manipulate the cache memory 116.1 or 116.2 of the other RDAC via shared bus 156. The RDACs may be utilized in several modes depending upon software and control methods operable within CPU 112.1 and 112.2. In the dual-active RDAC pair mode of operation, each cache memory 116.1 and 116.2 is logically subdivided by control methods operable within the CPUs 112.1 and 112.2 into a first section for use by the corresponding CPU (attached through their respective memory bus 152.1 and 152.2) and a second section for use by the alternate RDAC (via shared bus 156). As shown in FIG. 2, cache memory 116.1 of RDAC 118.1 has a first section labeled "MY-- CACHE" which is used by CPU 112.1 via bus 152.1 to buffer I/O requests to or from the disk drives. A second section of cache memory 116.1, labeled "ALT-- CACHE" is reserved for use by the alternate RDAC module, namely 118.2 via shared bus 156. Similarly, cache memory 116.2 in RDAC 118.2 is logically subdivided into a first section "MY-- CACHE" for use by CPU 112.2 via bus 152.2 and a second section "ALT-- CACHE" for manipulation by the alternate RDAC 118.1 via shared bus 156.
In the dual-active RDAC pair mode, each of the pair of RDACs 118.1 and 118.2 is active in parallel with the other to maintain cache information in its own cache as well as the cache of the alternate RDAC. Each RDAC may control its own particular logical units (disk drive groups within disk array 108 also referred to herein as LUN or LUNs). Specifically, RDAC 118.1 maintains cache information related to management of its logical units in the first section, MY-- CACHE, of cache memory 116.1 and in the second section, ALT-- CACHE, of cache memory 116.2. Conversely, RDAC 118.2 maintains cache information related to management of its logical units in the first section, MY-- CACHE, of cache memory 116.2 and in the second section, ALT-- CACHE, of cache memory 116.1. In this mode, each RDAC of the pair has a complete snapshot of the present cache information as maintained by itself and its paired RDAC--the alternate RDAC. When an RDAC is initialized, one RDAC with an invalid cache memory content may update its cache memory (its own MY--CACHE section) from the alternate RDAC's cache memory (the alternate's ALT-- CACHE section). Similarly, the alternate RDAC (with a valid cache memory content), may update the ALT-- CACHE section of the invalid cache memory by copying its valid cache memory (its MY-- CACHE section) to the invalid ALT-- CACHE section. The methods of the present invention, discussed in detail below, sequence and manage this cache update procedure to assure synchronization of the RDAC pair cache memories.
In the active-passive RDAC pair mode of operation, one of either RDAC 118.1 or 118.2 is deemed to be "active" such that it processes host computer I/O requests to maintain its cache memory while the other RDAC is "passive" in that it simply maintains a copy in its cache memory of the cache memory in the active RDAC. The passive RDAC does not process host computer I/0 requests. Rather, the active RDAC processes host computer I/0 requests, updates its own cache memory accordingly, and maintains a mirror image of its cache memory in the cache memory of the alternate RDAC. As shown in FIG. 3, The active RDAC 118.1 maintains its cache memory 116.1 "ALT-- CACHE" by processing host computer I/O requests and updating the cache memory 116.1 accordingly. As CPU 112.1 updates its active cache memory 116.1 via bus 152.1, it also mirrors the cache changes to passive cache memory 116.2 in the passive RDAC 118.2 via shared bus 156.
In the active-passive RDAC pair mode of operation, the cache memories 116.1 and 116.2 associated with the RDACs 118.1 and 118.2 are maintained by the active RDAC. This permits the passive RDAC of the pair to immediately assume control when a failure of the primary RDAC is sensed. Similarly, when an RDAC pair is initialized, the RDACs may synchronize the cache memories of the two RDACs by copying from one to another. For example, if the active RDAC 118.1 cache memory 116.1 is invalid, the valid cache memory 116.2 content of the passive RDAC 118.2 may be copied to the cache memory 116.1 of the active RDAC 118.1. Conversely, if the passive RDAC 118.2 cache memory 116.2 is invalid when the RDAC pair is initialized, the valid cache memory 116.1 content of the active RDAC 118.1 may be copied to the cache memory 116.2 of the passive RDAC 118.2. The methods of the present invention, discussed in detail below, sequence and manage this cache update procedure to assure synchronization of the RDAC pair cache memories.
In all modes of operation of redundant pairs of controllers, cache memories contain signature data which associate the cache memory contents with a particular RAID subsystem. An RDAC having a cache memory the content of which is associated with the RAID subsystem in which it is presently operating, as determined by a match of the signature information, is referred to herein as a "native" controller. Conversely, an RDAC having a cache memory the content of which is not associated with the RAID subsystem in which it is presently operating, as determined by a mismatch of the signature information, is referred to herein as a "foreign" controller.
In addition, as noted above, each RDAC cache memory includes a battery subsystem, or other well known apparatus to maintain the validity (non-volatility) of the associated cache memory through power loss to the RDAC module. The battery subsystem includes a sense capability to indicate that the battery subsystem has failed at some time thus raising question as to the non-volatility of the associated cache memory subsystem. An RDAC whose battery subsystem indicates that the cache memory content has been maintained (by proper operation of the battery) is referred to herein as a "valid" cache (or simply as a "good battery"). Conversely, an RDAC whose battery subsystem indicates that the cache memory content is in doubt due to a malfunctioning battery subsystem is referred to herein as an "invalid" cache (or simply as a "bad battery").
The present invention comprises methods, expressed as state machines operable within each of the pair of RDACs, which assure synchronization of the redundant cache memories while reducing the initialization time during which the RAID subsystem is unavailable for processing of host computer system I/O requests.
SYNCHRONIZATION METHOD STATE MACHINE--FIRST CONTROLLER
FIGS. 4 and 5 are flowcharts describing the method of the present invention operable within the first of the pair of RDACs to perform its startup initialization. The flowchart describes the operation of a method operable within the CPU 112.1 and 112.2 of the associated RDAC 118.1 and 1 18.2. The first RDAC to perform its initialization may be determined by random chance as the first of the pair of controllers to lock a shared resource (i.e. a software implemented semaphore or a shared register or other equivalent electronic circuits). Alternatively, the first of the pair of RDACs may be determined by physical position within the RAID subsystem. For example, the RDAC pairs are typically inserted into a common backplane/bus device within the RAID subsystem. The first of each pair of controllers may then be defined as the RDAC physically in the lowest slot (assuming the slots of the backplane device are identified in some manner) or the slot nearer a defined position (as for example nearer the power source). Such electronic circuit design choices are well known to those of ordinary skill in the electronic circuit design arts. One of ordinary skill in the art will therefore recognize that the processing of FIGS. 4 and 5 performed by the first RDAC to initialize may physically present in both RDACs (118.1 and 118.2). For simplicity of the following description, it will be assumed that RDAC 118.1 is the first controller to perform its startup initialization while RDAC 118.2 is the second.
As shown in FIGS. 4 and 5 and as discussed in detail below, when RDAC 118.1 initializes, the processing begins by "checking-in" to determine whether mirrored cache operation is enabled by the storage subsystem configuration. If the first RDAC 118.1 determines that the RAID subsystem is not configured for mirrored cache operations, then RDAC 118.1 continues operation in a non-mirrored cache mode. The non-mirrored operation is not of further interest with respect to the present invention but rather is noted for completeness of the model.
If mirrored operation is enabled, then the caches 116.1 and 116.2 of the RDACs 118.1 and 118.2 must be synchronized before mirrored operation can begin. The mirrored caches are not synchronized, as used herein, if either one of the two caches 116.1 and 116.2 indicates a foreign status or if either one of the two RDACs 118.1 and 118.2 indicates a bad battery (invalid cache content). An RDAC which has a native status and a good battery status is referred to herein as usable. Otherwise, an RDAC with either a bad battery status or a foreign status is referred to herein as unusable. If only one of the two mirrored caches is usable, then the other cache may be updated from the usable cache to synchronize the mirrored caches. If both RDACs 118.1 and 118.2 are unusable, then the mirrored caches 116.1 and 116.2 cannot be synchronized using existing data in either of the RDACs 118.1 or 118.2. Rather, the cache memories are synchronized by clearing both caches 116.1 and 116.2 and restarting mirrored cache operations with newly initialized cache contents. When both cache memories 116.1 and 116.2 are purged and caching is restarted, and when both cache memories have good batteries, then the caches are said to be synchronized and both become native to the present RAID subsystem. Similarly, if both cache memories are usable (e.g., have good batteries and both cache memories are native to the present RAID subsystem), then the cache memories are said to be synchronized. In all other conditions, one of the two cache memories 116.1 and 116.2 is used by one of the RDACs 118.1 and 118.2 to copy the contents of the valid, native cache memory to the invalid or foreign cache memory. The process of copying (and associated update of management data structures and flags) serves to synchronize the two cache memories and makes them both native to the present RAID subsystem.
It is common in cache controllers for larger storage subsystems to utilize two levels of cache memory, a non-volatile memory for access to a limited amount of data and a volatile memory for access to larger volumes of data. For example, certain larger data structures for controlling the use of the combined cache memory may be utilized to provide rapid access to the data. Although such cache control blocks (CCBs) may be larger, they provide rapid access to the data stored in the cache memory subsystem. The actual cached data and smaller control blocks are stored in the non-volatile portion of the cache memory subsystem. These recovery control blocks (RCBs) are used to recover (i.e., rebuild) the CCBs in the volatile portion of the cache memory subsystem. When one RDAC copies the cache content of the alternate RDAC, only portions of the non-volatile cache memory in the alternate RDAC need be copied. The volatile portions (CCBs) are rebuilt by reference to the copied RCBs and actual cache data.
Element 400 of FIG. 4 is first operable within the first RDAC 118.1 to determine whether mirrored cache mode is enabled. If element 400 determines that mirrored cache mode is not enabled, then element 402 is operable to process I/O requests in the storage subsystem in non-mirrored mode. This mode is of no further interest to the present invention and therefore is not discussed further. If element 400 determines that mirrored cache mode operation is desired, then processing continues with element 404 to determine the status the alternate RDAC (the second RDAC 118.2).
If element 404 determines that the alternate RDAC 118.2 has checked in (i.e., is ready for further processing to synchronize operation with the first RDAC 118.1), then processing continues with element 406. Element 406 is operable to determine whether either RDAC (118.1 or 118.2) is usable (i.e., has a native status and a good battery status). If neither RDAC is usable, processing continues at label "E" on FIG. 5 to complete processing and enter mirrored mode by purging the cache memory subsystem. Otherwise, element 408 is operable to determine if the first RDAC 118.1 has a usable cache memory subsystem. If (at least) RDAC 118.1 has a usable status, the processing continues at label "B" of FIG. 5 to start mirrored mode operation. Otherwise, processing continues at label "A" of FIG. 5 to copy the cache contents of the usable second RDAC 118.2.
If element 404 of FIG. 4 determines that the alternate RDAC 118.2 has not yet checked in (has not yet sufficiently initialized to begin synchronization with the first RDAC 118.1), then element 410 is next operable to determine whether the first RDAC 118.1 has a usable cache memory subsystem. If the first RDAC has a usable cache memory subsystem, elements 416 and 418 are iteratively operable to wait up to five seconds for the alternate RDAC 118.2 to check in. In particular, element 416 determines whether the alternate RDAC 118.2 has checked in. If so, processing continues at label "B" of FIG. 5. If not, processing continues at with element 418 which tests whether the five second timeout value has expired. If so, processing continues at label "C" of FIG. 5, to begin write-through operation of the first RDAC 118.1 while awaiting late check in of the alternate RDAC. If the five second timeout period has not expired, processing continues by looping back to element 416.
If operation of element 410 above determined that the first RDAC 118.1 does not have a usable cache memory subsystem, processing continues with elements 412 and 414 to await late check in of the alternate RDAC 118.2. In particular, element 412 determines whether the alternate RDAC 118.2 has checked in. If so, processing continues at label "A" of FIG. 5 to complete processing by copying one cache memory content to the other. If the alternate RDAC 118.2 has not checked in, processing continues with element 414 to determine if the long timeout period (forty five seconds) has elapsed. Since the first RDAC 118.1 has an unusable cache in its present state, the wait for check in of the alternate RDAC is extended beyond the brief five second wait discussed above with respect to elements 416 and 418. If the extended timeout period has expired, processing continues at label "E" of FIG. 5. Otherwise, processing continues by looping back to element 412.
One of ordinary skill in the art will readily recognize that any timeout period value may be applied in the processing of elements 412-418. The timeouts are intended to be relatively short so as to permit the first RDAC to start write-through operations as soon as possible. The storage subsystem is made operable by processing of the first RDAC 118.1 in the write-through mode. The short timeout period described above in elements 416-418 (preferably about five seconds) allows the storage subsystem to become operable as soon as possible with only one of the RDAC pair fully operable. The extended time described above with respect to elements 412-414 (preferably forty five seconds) allows the second RDAC additional time to, for example, overcome any delays which may be easily repaired by an operator. At such later time as the second RDAC checks in, the redundant pair can begin fully synchronized, mirrored operation.
In the write-through cache mode all write I/O requests are immediately posted to the disk array 108 of the RAID subsystem. No new dirty data (data awaiting deferred posting as generated in the write-back cache mode) will be generated in the cache 116.1 by operation of the RAID controller in write-through mode. Unlike prior designs with dual controllers, the methods and structures of the present invention permit degraded operation in write-through mode while the caches of the dual controllers are synchronized. Conversely, prior designs halted all operation of the RAID subsystem to await initialization/synchronization of the redundant controller caches. Though performance of the RAID subsystem is degraded in the write-through mode of cache operation this degraded performance is preferable to non-operability in many RAID applications.
Referring now to FIG. 5, the flow chart of FIG. 4 continues at label "A" with operation of element 420 in response to a determination that the alternate RDAC 118.2 is usable with respect to its cache memory content and the first RDAC 118.1 is not usable. The RCBs and cache memory 116.2 content of alternate RDAC 118.2 are copied to the cache memory 116.1 of the first RDAC 118.1. As noted above, only the contents of the non-volatile portion of the cache memory need be copied. The corresponding volatile portion of the cache memory 116.1 content (i.e., the CCBs) can be rebuilt from the copied non-volatile cache data. Element 422 is then operable to determine whether the copy of the alternate cache content was successful. If the copy was successful, operation continues at label "B" of FIG. 5 to complete the process of synchronizing the redundant caches. If the copy failed to properly synchronize the cache memory contents, then processing continues at label "E" of FIG. 5. The success or failure of the copy process is determined by the resultant status associated with the physical exchange of information between the cache memories (e.g., the physical status).
The flowchart of FIG. 4 continues at label "B" on FIG. 5 with processing to complete the process of synchronizing the redundant caches. Element 426 is then operable to reclaim all cache data structures and resources by flushing all dirty data from the synchronized caches to the disk array. Processing then continues with element 428 to proceed to mirrored, write-back cache mode with the RDAC pair fully synchronized for mirrored mode operation.
The flowchart of FIG. 4 continues at label "C" of FIG. 5 with processing to enter the write-through mode of operation by the first RDAC 118.1 while awaiting the belated check in of the alternate RDAC 118.2. Element 430 is operable to reclaim all cache data structures and resources by flushing all dirty data from the cache memory 116.1 of the first RDAC 118.1 to the disk array. Processing then continues with element 432 to clear the cache coherency flag for the first RDAC 118.1. Clearing the flag indicates to the alternate RDAC 118.2 that the first RDAC 118.1 is operating in write-through mode while awaiting the belated check in of the alternate RDAC 118.2. The coherency flag is used as discussed below to assure proper recovery if the first RDAC 118.1 fails while operating in write-through mode and the second RDAC 118.2 eventually initializes to a point where it is ready to take over on behalf of the failed RDAC 118.1. Once the coherency flag is cleared, processing continues with elements 434 and 436 to process I/O requests in the write-through mode while awaiting late check in of the alternate RDAC 118.2. In particular, element 434 processes any outstanding write requests and posts them directly to the disk array writing through the cache 116.1. Element 436 then tests whether the alternate RDAC 118.2 has finally checked in. If not, processing continues by looping back to element 434. If so, processing continues at element 438 to set the coherency flag of the first RDAC 118.1 and then continue processing at element 428 to proceed to mirrored, write-back cache mode with the RDAC pair fully synchronized for mirrored mode operation.
The flow chart of FIG. 4 continues at label "E" of FIG. 5 to generate an error condition (for eventual reporting to an attached computer system) and to then purge the cache memory 116.1 content. If neither RDAC is usable for purposes of synchronizing the other, then both RDACs purge their cache memories (and await proper charging of the battery systems to maintain their non-volatile memory) and continue operation in mirrored mode. The pair of cache memories is synchronized by the purging of both cache memories.
SYNCHRONIZATION METHOD STATE MACHINE--SECOND CONTROLLER
FIG. 6 is flowchart of the methods of the present invention operable within the second RDAC 118.2 in performing its startup initialization. The second RDAC 118.2 is also referred to above as the alternate RDAC in the context of discussing operation of the first RDAC 118.1. As noted above, the term "alternate RDAC" as used herein is relative to the particular RDAC of the redundant pair being discussed. With reference to FIG. 6 which describes the methods of the present invention operable within the second RDAC 118.2, the "alternate" RDAC is the first RDAC 118.1.
As shown in FIG. 6, element 600 is first operable to determine whether the storage subsystem is configured to enable mirrored mode operations. If mirrored operation is not enabled, processing continues with element 602 to process all I/O requests in non-mirrored mode. Non-mirrored mode operation is not of interest with respect to the present invention and therefore need not be discussed further. If mirrored operation is enabled, processing continues with element 604 to determine whether either RDAC is usable with respect to its cache memory content. As noted above, an RDAC is usable if its cache memory has been maintained in a non-volatile state by a good battery subsystem and the RDAC is identified as native with respect to the storage subsystem in which it is presently operating. If neither RDAC is usable for copying of its cache memory content to the other, then processing continues at element 612. Otherwise, if at least one of the two RDACs is usable with respect to its cache memory content, then processing continues with element 606.
Element 606 is operable to determine if at least the second RDAC's cache memory is usable. If the second RDAC is not usable, processing continues with element 608 to copy the content of the alternate (first) RDAC 118.1 into the cache memory 116.2 of the second RDAC 118.2. As noted above, only the portions of the cache memory which are stored in the non-volatile portion of the cache memory need be copied. Other data structures relating to management of the cache memory which are stored in a volatile portion of the memory may be rebuilt from the information copied into the non-volatile portion. Element 610 is then operable to determine whether the cache copy operation was successful. The success or failure of the copy process is determined by the resultant status associated with the physical exchange of information between the cache memories (e.g., the physical status). If the copy succeeded in duplicating portions of the cache from the first RDAC 118.1 then processing continues with element 616. If the copy fails, processing continues with element 612 to set an error condition (eventually reported to an attached computer system) and then to synchronize the cache memory 116.2 of the second RDAC 118.2 by purging the contents of the caches. Processing then continues with element 614 to commence write-back mirrored cache operation.
If element 606 determines that the cache 116.2 of the second RDAC 118.2 is usable or if element 610 determines that the copy of the cache from the alternate (first) RDAC 118.1 was successful (thereby synchronizing the redundant caches), then processing continues with element 616 to complete processing to synchronize the duplicate, redundant caches. In particular, element 616 is operable to recovery all volatile cache management data structures (e.g., CCBs) from the non-volatile portion of the cache 116.2 now synchronized with the alternate (first) cache 116.1. Processing then continue with element 614, as above, to commence processing of I/O requests in the write-back mirrored cache mode.
The processing described above with reference to FIGS. 4-6 responsible for synchronizing the dual caches essentially determines which of the two caches 116.1 or 116.2 (if any) is to be copied to the other to synchronize the caches. Alternatively, the processing may determine that neither cache is usable and synchronize the caches by purging the content of both caches. The following Table 1 summarizes the action taken to synchronize the caches under each possible state of the dual RDACs 1 18.1 and 1 18.2.
TABLE 1______________________________________Cache Synchronization ActionsRDAC 1 RDAC 1 RDAC 2 RDAC 2status batt. status batt. Action______________________________________Native Good Native Good noneNative Good Native Bad 1 -> 2Native Good Foreign Good 1 -> 2Native Good Foreign Bad 1 -> 2Native Bad Native Good 2 -> 1Native Bad Native Bad PurgeNative Bad Foreign Good PurgeNative Bad Foreign Bad PurgeForeign Good Native Good 2 -> 1Foreign Good Native Bad PurgeForeign Good Foreign Good PurgeForeign Good Foreign Bad PurgeForeign Bad Native Good 2 -> 1Foreign Bad Native Bad PurgeForeign Bad Foreign Good PurgeForeign Bad Foreign Bad Purge______________________________________
In the above Table 1, action "1→2" indicates a copy of first RDAC cache 116.1 to second RDAC cache 116.2, "2→1" indicates a copy of second RDAC cache 116.2 to first RDAC cache 116.1, and "Purge" indicates a purge of both caches 116.1 and 116.2. Following the synchronization of the caches 116.1 and 116.2 and the charging of both battery subsystems to reset the "bad" indication, the status of both RDACs 118.1 and 118.2 is changed to "Native."
CACHE COHERENCY FLAG--FAILED RDAC TAKEOVER
A cache coherency flag is associated with each of the pair of RDACs. The cache coherency flag, if cleared, indicates that the corresponding RDAC 118.1 was operating in the write-through mode and that its cache had therefore been flushed to the disk. This aspect of operation of RDAC 118.1 is discussed above with respect to elements 430-438 of FIG. 5. If the cache coherency flag is set, the corresponding RDAC 118.1 was not operating at the time in the write-through mode. The cache memory 116.1 of the RDAC 118.1 operating in write-through mode is purged (flushed to disk). When not operating in write-through mode, the cache memory 116.1 of the RDAC 118.1 may contain data not yet posted to disk (dirty data).
If the RDAC 118.1 is operating in write-through mode (awaiting the belated check in of the alternate RDAC 118.2) and fails while operating in write-through mode, the disk array is known to be in a consistent state because all disk operations were written through the cache 116.1 directly to the disk array. Eventually the alternate RDAC 118.2 may complete its check in processing and seek to determine the state of the first RDAC 118.1. The alternate control 118.2 in such circumstances can detect from the cleared coherency flag of the failed RDAC 118.1 that the disk array is in a consistent state. The alternate RDAC 118.2 then clears its cache memory 116.2 and begins its processing in write-through mode. This aspect of the present invention assures integrity of the data storage and cache memories even in case of a total failure of one RDAC of the pair while permitting continued operation.
While the invention has been illustrated and described in detail in the drawings and foregoing description, such illustration and description is to be considered as exemplary and not restrictive in character, it being understood that only the preferred embodiment and minor variants thereof have been shown and described and that all changes and modifications that come within the spirit of the invention are desired to be protected.
|Brevet cité||Date de dépôt||Date de publication||Déposant||Titre|
|US4837675 *||1 févr. 1988||6 juin 1989||Digital Equipment Corporation||Secondary storage facility empolying serial communications between drive and controller|
|US4862411 *||26 févr. 1987||29 août 1989||International Business Machines Corporation||Multiple copy data mechanism on synchronous disk drives|
|US5140592 *||22 oct. 1990||18 août 1992||Sf2 Corporation||Disk array system|
|US5155840 *||14 mars 1991||13 oct. 1992||Nec Corporation||Single-chip mircocomputer with clock-signal switching function which can disable a high-speed oscillator to reduce power consumption|
|US5276864 *||24 avr. 1992||4 janv. 1994||International Business Machines Corp.||Personal computer with alternate system controller error detection|
|US5367669 *||23 mars 1993||22 nov. 1994||Eclipse Technologies, Inc.||Fault tolerant hard disk array controller|
|US5390186 *||20 nov. 1990||14 févr. 1995||Hitachi, Ltd.||Method of fault handling for a disk control unit with built-in cache|
|US5437022 *||17 déc. 1992||25 juil. 1995||International Business Machines Corporation||Storage controller having additional cache memory and a means for recovering from failure and reconfiguring a control unit thereof in response thereto|
|EP0496506A2 *||10 janv. 1992||29 juil. 1992||Hitachi, Ltd.||A processing unit for a computer and a computer system incorporating such a processing unit|
|EP0573307A2 *||4 juin 1993||8 déc. 1993||Compaq Computer Corporation||Method and apparatus for maintaining and retrieving live data in a posted write cache in case of power failure|
|1||*||David A. Patterson, Garth Gibson and Randy H. Katz; A Case for Redundant Arrays of Inexpensive Disks(RAID); Dec. 1987; Report No. UCB/CSD 87/391.|
|Brevet citant||Date de dépôt||Date de publication||Déposant||Titre|
|US5933824 *||23 déc. 1996||3 août 1999||Lsi Logic Corporation||Methods and apparatus for locking files within a clustered storage environment|
|US5954822 *||26 févr. 1998||21 sept. 1999||Fujitsu Limited||Disk array apparatus that only calculates new parity after a predetermined number of write requests|
|US5983316 *||29 mai 1997||9 nov. 1999||Hewlett-Parkard Company||Computing system having a system node that utilizes both a logical volume manager and a resource monitor for managing a storage pool|
|US6012123 *||10 juin 1997||4 janv. 2000||Adaptec Inc||External I/O controller system for an independent access parity disk array|
|US6065096 *||30 sept. 1997||16 mai 2000||Lsi Logic Corporation||Integrated single chip dual mode raid controller|
|US6070251 *||26 juin 1997||30 mai 2000||Sun Microsystems, Inc.||Method and apparatus for high availability and caching data storage devices|
|US6073218 *||23 déc. 1996||6 juin 2000||Lsi Logic Corp.||Methods and apparatus for coordinating shared multiple raid controller access to common storage devices|
|US6085333 *||19 déc. 1997||4 juil. 2000||Lsi Logic Corporation||Method and apparatus for synchronization of code in redundant controllers in a swappable environment|
|US6167485 *||31 déc. 1997||26 déc. 2000||Emc Corporation||On-line data verification and repair in redundant storage systems|
|US6182198 *||4 juin 1999||30 janv. 2001||International Business Machines Corporation||Method and apparatus for providing a disc drive snapshot backup while allowing normal drive read, write, and buffering operations|
|US6192481 *||18 août 1998||20 févr. 2001||International Business Machines Corporation||Structure and method for power sequencing of disk drives in a computer system|
|US6195761 *||31 déc. 1997||27 févr. 2001||Emc Corporation||Method and apparatus for identifying and repairing mismatched data|
|US6233696 *||31 déc. 1997||15 mai 2001||Emc Corporation||Data verification and repair in redundant storage systems|
|US6279057||17 nov. 1998||21 août 2001||Seagate Technology, Inc.||Communications system having dedicated frame buffers located in a channel node connected to two ports of the channel node for receiving frames|
|US6301670 *||6 oct. 1998||9 oct. 2001||Ricoh Corporation||Method and apparatus for erasing data when a problem is identified|
|US6317800||17 nov. 1998||13 nov. 2001||Seagate Technology Llp||System for reducing arbitrated-loop overhead by maintaining control of a communications channel as long as a predetermined amount of data is available within control of channel node|
|US6321298||25 janv. 1999||20 nov. 2001||International Business Machines Corporation||Full cache coherency across multiple raid controllers|
|US6327670 *||22 janv. 1999||4 déc. 2001||Lucent Technologies Inc.||Duplex processor with an update bus and method for operating the update bus|
|US6330642 *||29 juin 2000||11 déc. 2001||Bull Hn Informatin Systems Inc.||Three interconnected raid disk controller data processing system architecture|
|US6330687||13 nov. 1998||11 déc. 2001||Digi-Data Corporation||System and method to maintain performance among N single raid systems during non-fault conditions while sharing multiple storage devices during conditions of a faulty host computer or faulty storage array controller|
|US6345368||15 janv. 1999||5 févr. 2002||Lsi Logic Corporation||Fault-tolerant access to storage arrays using active and quiescent storage controllers|
|US6360306 *||15 janv. 1999||19 mars 2002||Lsi Logic Corporatio||Relocation of suspended data to a remote site in a distributed storage system|
|US6366965 *||31 déc. 1998||2 avr. 2002||Lsi Logic Corporation||System for updating an identity of a device in response to determining that a neighbor device has an identity different from one stored therein|
|US6381674 *||30 sept. 1997||30 avr. 2002||Lsi Logic Corporation||Method and apparatus for providing centralized intelligent cache between multiple data controlling elements|
|US6389511||9 août 2000||14 mai 2002||Emc Corporation||On-line data verification and repair in redundant storage system|
|US6438647||23 juin 2000||20 août 2002||International Business Machines Corporation||Method and apparatus for providing battery-backed immediate write back cache for an array of disk drives in a computer system|
|US6449725||20 févr. 2001||10 sept. 2002||International Business Machines Corporation||Method and computer program product for diagnosing and handling non-responsive device in a computer system|
|US6502189||17 nov. 1998||31 déc. 2002||Seagate Technology Llc||Method and dedicated frame buffer for loop initialization and responses|
|US6535994||5 juil. 2000||18 mars 2003||Emc Corporation||Method and apparatus for identifying and repairing mismatched data|
|US6567889 *||19 déc. 1997||20 mai 2003||Lsi Logic Corporation||Apparatus and method to provide virtual solid state disk in cache memory in a storage controller|
|US6571324 *||26 juin 1997||27 mai 2003||Hewlett-Packard Development Company, L.P.||Warmswap of failed memory modules and data reconstruction in a mirrored writeback cache system|
|US6574709 *||30 sept. 1999||3 juin 2003||International Business Machine Corporation||System, apparatus, and method providing cache data mirroring to a data storage system|
|US6578120 *||24 juin 1997||10 juin 2003||International Business Machines Corporation||Synchronization and resynchronization of loosely-coupled copy operations between a primary and a remote secondary DASD volume under concurrent updating|
|US6591337 *||5 avr. 1999||8 juil. 2003||Lsi Logic Corporation||Method and apparatus for caching objects in a disparate management environment|
|US6681339 *||16 janv. 2001||20 janv. 2004||International Business Machines Corporation||System and method for efficient failover/failback techniques for fault-tolerant data storage system|
|US6775791||26 janv. 2001||10 août 2004||Dell Products L.P.||Replaceable memory modules with parity-based data recovery|
|US6842834 *||20 mars 2003||11 janv. 2005||International Business Machines Corporation||Synchronization and resynchronization of loosely-coupled copy operations between a primary and a remote secondary DASD volume under concurrent updating|
|US6874092||4 sept. 2001||29 mars 2005||Ricoh Corporation||Method and apparatus for erasing data after tampering|
|US6877059 *||29 mars 2002||5 avr. 2005||Emc Corporation||Communications architecture for a high throughput storage processor|
|US6912669||21 févr. 2002||28 juin 2005||International Business Machines Corporation||Method and apparatus for maintaining cache coherency in a storage system|
|US6928521 *||1 août 2000||9 août 2005||International Business Machines Corporation||Method, system, and data structures for using metadata in updating data in a storage device|
|US6941396||19 févr. 2003||6 sept. 2005||Istor Networks, Inc.||Storage controller redundancy using bi-directional reflective memory channel|
|US6965979||29 janv. 2003||15 nov. 2005||Pillar Data Systems, Inc.||Methods and systems of host caching|
|US6983396||15 févr. 2002||3 janv. 2006||International Business Machines Corporation||Apparatus for reducing the overhead of cache coherency processing on each primary controller and increasing the overall throughput of the system|
|US6996668 *||28 juin 2002||7 févr. 2006||Seagate Technology Llc||Synchronized mirrored data in a data storage device|
|US7028147 *||13 déc. 2002||11 avr. 2006||Sun Microsystems, Inc.||System and method for efficiently and reliably performing write cache mirroring|
|US7111189 *||30 mars 2000||19 sept. 2006||Hewlett-Packard Development Company, L.P.||Method for transaction log failover merging during asynchronous operations in a data storage network|
|US7149922 *||21 mars 2003||12 déc. 2006||Hitachi, Ltd.||Storage system|
|US7152095||28 mars 2005||19 déc. 2006||Ricoh Company Ltd.||Method and apparatus for erasing data after tampering|
|US7162587||5 mai 2003||9 janv. 2007||Hiken Michael S||Method and apparatus for recovering redundant cache data of a failed controller and reestablishing redundancy|
|US7236987||27 févr. 2004||26 juin 2007||Sun Microsystems Inc.||Systems and methods for providing a storage virtualization environment|
|US7290168||27 févr. 2004||30 oct. 2007||Sun Microsystems, Inc.||Systems and methods for providing a multi-path network switch system|
|US7293196 *||7 mai 2003||6 nov. 2007||Xiotech Corporation||Method, apparatus, and system for preserving cache data of redundant storage controllers|
|US7302526 *||29 mars 2004||27 nov. 2007||Emc Corporation||Handling memory faults for mirrored memory|
|US7318121||18 nov. 2005||8 janv. 2008||Seagate Technology Llc||Synchronized mirrored data in a data storage device|
|US7325052||1 juil. 2004||29 janv. 2008||Ricoh Company, Ltd.||Method and system to erase data after expiration or other condition|
|US7328324 *||27 avr. 2005||5 févr. 2008||Dot Hill Systems Corp.||Multiple mode controller method and apparatus|
|US7353306||29 avr. 2005||1 avr. 2008||Istor Networks, Inc.||Storage controller redundancy using bi-directional reflective memory channel|
|US7376785 *||18 nov. 2004||20 mai 2008||Hitachi, Ltd.||Storage device and write access processing method for storage device|
|US7383381||27 févr. 2004||3 juin 2008||Sun Microsystems, Inc.||Systems and methods for configuring a storage virtualization environment|
|US7392336 *||18 nov. 2005||24 juin 2008||Hitachi, Ltd.||Connecting device of storage device and computer system including the same connecting device|
|US7404021||6 août 2004||22 juil. 2008||Aristos Logic Corporation||Integrated input/output controller|
|US7421538 *||19 nov. 2003||2 sept. 2008||Fujitsu Limited||Storage control apparatus and control method thereof|
|US7430568||27 févr. 2004||30 sept. 2008||Sun Microsystems, Inc.||Systems and methods for providing snapshot capabilities in a storage virtualization environment|
|US7441081 *||29 déc. 2004||21 oct. 2008||Lsi Corporation||Write-back caching for disk drives|
|US7447939||27 févr. 2004||4 nov. 2008||Sun Microsystems, Inc.||Systems and methods for performing quiescence in a storage virtualization environment|
|US7480815 *||10 juin 2005||20 janv. 2009||Hewlett-Packard Development Company, L.P.||Controller communications over an always-on controller interconnect|
|US7558981||18 oct. 2005||7 juil. 2009||Dot Hill Systems Corp.||Method and apparatus for mirroring customer data and metadata in paired controllers|
|US7594002||17 févr. 2004||22 sept. 2009||Istor Networks, Inc.||Hardware-accelerated high availability integrated networked storage system|
|US7610445 *||18 juil. 2005||27 oct. 2009||Palm, Inc.||System and method for improving data integrity and memory performance using non-volatile media|
|US7703125||14 juil. 2005||20 avr. 2010||Ricoh Company, Ltd.||Approach for deleting electronic documents on network devices using document retention policies|
|US7774640 *||18 janv. 2008||10 août 2010||Hitachi, Ltd.||Disk array apparatus|
|US7984227 *||12 mai 2008||19 juil. 2011||Hitachi, Ltd.||Connecting device of storage device and computer system including the same connecting device|
|US8005936 *||4 déc. 2007||23 août 2011||Ricoh Company, Ltd.||Method and system to erase data by overwriting after expiration or other condition|
|US8019937 *||20 juil. 2005||13 sept. 2011||Infortrend Technology, Inc.||Applying storage device commit-cached-data-to-media functionality to improve data security in systems that allow storage devices to cache writes|
|US8065472 *||27 oct. 2009||22 nov. 2011||Hewlett-Packard Development Company, L.P.||System and method for improving data integrity and memory performance using non-volatile media|
|US8065479 *||14 août 2008||22 nov. 2011||Lsi Corporation||Methods and structure for improved storage system performance with write-back caching for disk drives|
|US8090907 *||9 juil. 2008||3 janv. 2012||International Business Machines Corporation||Method for migration of synchronous remote copy service to a virtualization appliance|
|US8099474||21 sept. 2009||17 janv. 2012||Promise Technology, Inc.||Hardware-accelerated high availability integrated networked storage system|
|US8127097||26 avr. 2011||28 févr. 2012||Hitachi, Ltd.||Dual writing device and its control method|
|US8166128||27 févr. 2004||24 avr. 2012||Oracle America, Inc.||Systems and methods for dynamically updating a virtual volume in a storage virtualization environment|
|US8272028||15 oct. 2008||18 sept. 2012||Ricoh Company, Ltd.||Approach for managing access to electronic documents on network devices using document retention policies and document security policies|
|US8291305||5 sept. 2008||16 oct. 2012||Freescale Semiconductor, Inc.||Error detection schemes for a cache in a data processing system|
|US8296516 *||20 oct. 2009||23 oct. 2012||Hitachi, Ltd.||Storage controller for mirroring data written to cache memory area|
|US8301739 *||23 déc. 2004||30 oct. 2012||Emc Corporation||Storage system initialization utility|
|US8332603||1 févr. 2012||11 déc. 2012||Hitachi, Ltd.||Dual writing device and its control method|
|US8356239 *||5 sept. 2008||15 janv. 2013||Freescale Semiconductor, Inc.||Selective cache way mirroring|
|US8438354 *||27 juil. 2011||7 mai 2013||Fu Tai Hua Industry (Shenzhen) Co., Ltd.||Electronic device and method for preventing data loss|
|US8543512 *||1 déc. 2004||24 sept. 2013||International Business Machines Corporation||Licensed content utilization validation using cache parameters|
|US8762648||16 août 2011||24 juin 2014||Fujitsu Limited||Storage system, control apparatus and control method therefor|
|US8898385 *||28 mars 2012||25 nov. 2014||Lsi Corporation||Methods and structure for load balancing of background tasks between storage controllers in a clustered storage environment|
|US9003129 *||30 mars 2012||7 avr. 2015||Emc Corporation||Techniques for inter-storage-processor cache communication using tokens|
|US9009417||27 août 2010||14 avr. 2015||Hitachi, Ltd.||Storage control apparatus and operating mode control method of storage control apparatus|
|US20020133735 *||16 janv. 2001||19 sept. 2002||International Business Machines Corporation||System and method for efficient failover/failback techniques for fault-tolerant data storage system|
|US20040103247 *||19 nov. 2003||27 mai 2004||Fujitsu Limited||Storage control apparatus and control method thereof|
|US20040117580 *||13 déc. 2002||17 juin 2004||Wu Chia Y.||System and method for efficiently and reliably performing write cache mirroring|
|US20040153727 *||5 mai 2003||5 août 2004||Hicken Michael S.||Method and apparatus for recovering redundant cache data of a failed controller and reestablishing redundancy|
|US20040158764 *||21 mars 2003||12 août 2004||Koji Sonoda||Storage system|
|US20040215868 *||29 mars 2002||28 oct. 2004||Robert Solomon||Communications architecture for a high throughput storage processor|
|US20050050240 *||6 août 2004||3 mars 2005||Virgil Wilkins||Integrated input/output controller|
|US20050050273 *||13 avr. 2004||3 mars 2005||Horn Robert L.||RAID controller architecture with integrated map-and-forward function, virtualization, scalability, and mirror consistency|
|US20050210317 *||29 avr. 2005||22 sept. 2005||Thorpe Roger T||Storage controller redundancy using bi-directional reflective memory channel|
|US20050246579 *||10 juin 2005||3 nov. 2005||Rust Robert A||Controller communications over an always-on controller interconnect|
|US20050289409 *||23 juin 2005||29 déc. 2005||Infineon Technologies Ag||Parallel data bus|
|US20060020752 *||20 juil. 2005||26 janv. 2006||Infortrend Technology Inc.||Applying storage device commit-cached-data-to-media functionality to improve data security in systems that allow storage devices to cache writes|
|US20080027735 *||1 déc. 2004||31 janv. 2008||International Business Machines Corporation||Utilization Method and System within a Communication Network|
|US20100064205 *||5 sept. 2008||11 mars 2010||Moyer William C||Selective cache way mirroring|
|US20110231369 *||20 oct. 2009||22 sept. 2011||Hitachi, Ltd.||Storage controller for mirroring data written to cache memory area|
|US20120324184 *||20 déc. 2012||Hon Hai Precision Industry Co., Ltd.||Electronic device and method for preventing data loss|
|US20130042066 *||8 juin 2011||14 févr. 2013||Jeffrey A. Price||Storage caching|
|US20130067162 *||14 mars 2013||Lsi Corporation||Methods and structure for load balancing of background tasks between storage controllers in a clustered storage environment|
|US20130262780 *||30 mars 2012||3 oct. 2013||Srilatha Manne||Apparatus and Method for Fast Cache Shutdown|
|US20150019822 *||15 août 2013||15 janv. 2015||Lsi Corporation||System for Maintaining Dirty Cache Coherency Across Reboot of a Node|
|USRE40034||13 nov. 2003||22 janv. 2008||Seagate Technology Llc||Method and apparatus to reduce serial communications path connection overhead|
|USRE43032||8 janv. 2010||13 déc. 2011||Seagate Technology Llc||Synchronized mirrored data in a data storage device|
|WO2000043888A1 *||25 janv. 2000||27 juil. 2000||Mylex Corp||Full cache coherency across multiple raid controllers|
|WO2002003204A1 *||11 mai 2001||10 janv. 2002||Bull Hn Information Syst||Three interconnected raid disk controller data processing system architecture|
|Classification aux États-Unis||711/113, 711/162, 714/E11.105, 714/E11.099, 711/114, 711/142, 711/E12.019, 711/143, 714/6.12|
|Classification internationale||G06F12/08, G06F3/06, G11C29/00, G06F12/16, G06F11/20|
|Classification coopérative||G06F12/0804, G06F12/0866, G11C29/74, G06F11/1666, G06F11/2064, G06F12/0815, G06F11/2087, G06F11/20|
|Classification européenne||G11C29/74, G06F11/20S2E, G06F12/08B12, G06F11/20S2W, G06F11/16M|
|4 avr. 1996||AS||Assignment|
Owner name: SYMBIOS LOGIC INC., COLORADO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DEKONING, RODNEY A.;HUMLICEK, DONALD R.;JOHNSON, MAX L.;REEL/FRAME:007943/0340
Effective date: 19960329
|10 mars 1998||AS||Assignment|
Owner name: SYMBIOS, INC ., COLORADO
Free format text: CHANGE OF NAME;ASSIGNOR:SYMBIOS LOGIC INC.;REEL/FRAME:009089/0936
Effective date: 19971210
|2 oct. 1998||AS||Assignment|
Owner name: LSI LOGIC CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SYMBIOS, INC.;REEL/FRAME:009500/0554
Effective date: 19980922
|15 juin 2001||FPAY||Fee payment|
Year of fee payment: 4
|18 juil. 2005||FPAY||Fee payment|
Year of fee payment: 8
|26 nov. 2009||FPAY||Fee payment|
Year of fee payment: 12
|8 mai 2014||AS||Assignment|
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG
Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031
Effective date: 20140506
|6 juin 2014||AS||Assignment|
Owner name: LSI CORPORATION, CALIFORNIA
Free format text: CHANGE OF NAME;ASSIGNOR:LSI LOGIC CORPORATION;REEL/FRAME:033102/0270
Effective date: 20070406
|3 avr. 2015||AS||Assignment|
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388
Effective date: 20140814