US5770487A - Method of manufacturing a device, by which method a substrate with semiconductor element and conductor tracks is glued to a support body with metallization - Google Patents

Method of manufacturing a device, by which method a substrate with semiconductor element and conductor tracks is glued to a support body with metallization Download PDF

Info

Publication number
US5770487A
US5770487A US08/641,058 US64105896A US5770487A US 5770487 A US5770487 A US 5770487A US 64105896 A US64105896 A US 64105896A US 5770487 A US5770487 A US 5770487A
Authority
US
United States
Prior art keywords
layer
contact windows
insulating layer
wafer
semiconductor wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/641,058
Inventor
Henricus G. R. Maas
Ronald Dekker
Maria H. W. A. Van Deurzen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Adeia Semiconductor Technologies LLC
Original Assignee
US Philips Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by US Philips Corp filed Critical US Philips Corp
Assigned to U.S. PHILLIPS CORPORATION reassignment U.S. PHILLIPS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VAN DEURZEN, MARIA H.W.A., DEKKER, RONALD, MAAS, HENRICUS G.R.
Application granted granted Critical
Publication of US5770487A publication Critical patent/US5770487A/en
Assigned to NXP B.V. reassignment NXP B.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: U.S. PHILIPS CORPORATION
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SECURITY AGREEMENT Assignors: NXP B.V.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS GLOBAL COLLATERAL AGENT, MORGAN STANLEY SENIOR FUNDING, INC., AS RCF ADMINISTRATIVE AGENT
Assigned to INVENSAS CORPORATION reassignment INVENSAS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NXP SEMICONDUCTORS N.V. ON BEHALF OF ITSELF AND ITS SUBSIDIARIES, INCLUDING NXP B.V.
Anticipated expiration legal-status Critical
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68368—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/928—Front and rear surface processing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/977—Thinning or removal of substrate

Definitions

  • the invention relates to a method of manufacturing a device, by which method a layer structure with semiconductor elements and conductor tracks is formed on a first side of a semiconductor wafer provided with a layer of semiconductor material disposed on an insulated layer, whereupon the semiconductor wafer is fastened with said first side to a support wafer by means of a glue layer, the support wafer being provided with a metallization, after which material is removed from the semiconductor wafer from the other, second side until the insulating layer has become exposed, and by which method the insulating layer is provided with contact windows, openings are formed in the layer structure and in the glue layer at the areas of the contact windows, which openings extend down to the metallization on the support wafer, and the contact windows and the openings formed are provided with conductive elements.
  • the semiconductor wafer is heated a few times to a temperature far in excess of 200° C. in practice in the manufacture of the semiconductor element. This happens, for example, during the formation of semiconductor zones, up to approximately 900° C., during the epitaxial growth of layers of semiconductor material, up to approximately 1,000° C., and during the deposition of layers of insulating material, up to approximately 400° to 700° C. After the semiconductor element has been formed, the wafer is not heated to temperatures above 200° C. anymore in practice in subsequent process steps. This is why the wafer with semiconductor element can be fastened on a glass support body, for example, with a synthetic resin glue such as an epoxy or acrylate glue. The glass is allowed to have a coefficient of expansion then which differs from that of the material of the semiconductor wafer.
  • a synthetic resin glue such as an epoxy or acrylate glue
  • EP-A-570 224 discloses a method of the kind mentioned in the opening paragraph whereby, after the semiconductor wafer has been glued on the support wafer and after the insulating layer has been exposed from the other, second side, the contact windows are provided in the insulating layer and the openings extending down to the metallization on the support wafer are provided in the layer structure and the glue layer.
  • the metallization on the support wafer is a transparent electrode of a liquid crystal display which is used for aligning the liquid crystal locally.
  • the invention has for its object inter alia to improve the method mentioned in the opening paragraph such that the products can be manufactured in two different spaces, expensive equipment being required in the clean room, but not in the other room suitable for final mounting.
  • the method is for this purpose characterized in that the contact windows are provided in the insulating layer from the first side of the semiconductor wafer before the latter is fastened to the support wafer, and are subsequently filled with a material which can be removed selectively relative to the insulating layer, whereupon the contact windows are opened from the second side of the semiconductor wafer after the latter has been fastened to the support wafer and after the insulating layer has been exposed.
  • the contact windows may be provided in the insulating layer by means of the same lithographic equipment which is used in the clean room for the manufacture of the semiconductor element and the conductor tracks on the first side of the semiconductor wafer.
  • the material provided in the contact windows will be exposed during the treatment in which the insulating layer is exposed. This material can subsequently be selectively removed, so that the contact windows are opened from the second side. No photoresist mask need be provided for this on the exposed insulating layer.
  • the contact windows and the openings in the layer structure are filled with the glue with which the semiconductor wafer is fastened to the support wafer.
  • FIGS. 1 to 10 diagrammatically and in cross-section show a portion of a device in a number of stages of its manufacture by a first preferred embodiment of the method according to the invention
  • FIGS. 14 and 15 diagrammatically and in cross-section show a portion of two special devices in a stage of manufacture by the preferred embodiment of the method according to the invention.
  • a layer structure with semiconductor elements and conductor tracks is on the first side 2 in usual manner.
  • the semiconductor elements may be, for example, bipolar and MOS transistors.
  • the silicon layer 4 is for this purpose (FIG. 2) provided with a p-type doping in usual manner and subsequently subdivided into mutually insulated islands 5, in the present example in that the silicon layer 4 is etched away from the insulating layer 3 between the islands 5.
  • a MOS transistor is formed in each of these islands.
  • the silicon layer 4 is provided with a gate dielectric layer 6 by means of a usual thermal oxidation of the silicon layer 4. Then a layer of polycrystalline silicon 7 is deposited.
  • the assembly thus created is passivated in usual manner with a silicon nitride layer 15 and a silicon oxynitride layer 16.
  • the silicon nitride layer 15 is deposited by means of a usual plasma enhanced CVD (chemical vapour deposition) process, the silicon oxynitride layer 16 by means of a usual CVD process carried out at low temperature.
  • CVD chemical vapour deposition
  • the insulating layer 3 is provided with contact windows 21, and openings 22 are formed in the layer structure 15, 16 and openings 23 in the glue layer 17 at the areas of the contact windows 21. Said openings 22, 23 extend down to the metallization 20 on the support wafer 18.
  • the contact windows 21 and the openings 22, 23 formed are provided with conductive elements 24 by means of which the metallization 20 on the support wafer 18 can be contacted.
  • the same lithographic equipment which is used in the clean room for the manufacture of the MOS transistor and the conductor tracks 14 on the first side 2 of the semiconductor wafer 1 can also be used for providing the contact windows 21 in the insulating layer 3, the photoresist mask 25 being used for this.
  • the contact windows 21 are filled with a material which can be removed selectively relative to the insulating layer 3 in that one of the layers belonging to the layer structure 15, 16, in this case the silicon nitride layer 15, is also deposited in the contact windows 21.
  • the silicon nitride layer 15 provided in the contact windows 21 will be exposed in the same treatment in which the insulating layer 3 is exposed, and may subsequently be removed selectively from the contact windows 21 in usual manner.
  • the glue layer 17 is protected by the layer 15 provided in the contact windows. This means that glue types may also be used which are not resistant to such a KOH solution.
  • the opening 22 was provided through a layer structure comprising a silicon nitride layer 15 and a silicon oxynitride layer 16. These materials can be selectively etched relative to the silicon oxide of the insulating layer 3.
  • the layer structure 15, 16 must not comprise a layer of the same material as that of the insulating layer 3 because in that case the insulating layer 3 would also be etched during etching of the opening 22 through the former layer. In the example described here, therefore, the layer structure 15, 16 must not comprise silicon oxide. This implies a limitation in the choice of materials to be used in the layer structure.
  • a photoresist mask 27 is provided by means of which the contact windows 13 are etched into the silicon oxide layer 11. Then, as described above, conductor tracks 14 are formed on the first side 2 of the semiconductor wafer 1 in usual manner, and the assembly thus formed is passivated with a silicon nitride layer 15 in usual manner and, in the present example, with a silicon oxide layer 28.
  • the layer 28 in this embodiment is the same material as that of the insulating layer 3, but this will not give rise to problems in the subsequent process steps, as will become apparent.
  • the openings 22 are etched into the layer structure 15, 28 and the contact windows 21 into the insulating layer 3.
  • the contact windows 21 are filled with a material which can be removed selectively relative to the material of the insulating layer 3.
  • the contact windows 21 are filled with a material which can be removed selectively relative to the material of the insulating layer 3.
  • the openings 22 in the layer structure 15, 28 are filled with the same material with which the contact windows 21 are filled (FIG. 13). Then the contact windows 21 are opened from the second side 19 of the semiconductor wafer 1 after the latter has been fastened on the support wafer 18 and after the insulating layer 3 has been exposed, whereupon the openings 22 are etched into the layer structure 15, 28.
  • a device is then obtained as shown in FIG. 10.
  • the contact windows 21 and the openings 22 in the layer structure 15, 28 are filled with the glue layer 17 with which the semiconductor wafer 1 is fastened on the support wafer 17.
  • the contact windows 21 and the openings 22, 23 formed are provided with conductive elements 24, preferably electrochemically, whereby the metallization 20 on the support wafer 18 can be contacted.
  • Material may be selectively grown in the contact windows 21 and the openings 22, 23 in this way. Again, therefore, no expensive photolithographic equipment is necessary for providing the conductive elements.
  • FIG. 14 shows a device manufactured as described above, wherein openings 22 are provided in a layer structure 14, 15, 28 of which the conductor track 14 connected to the source 9 of the MOS transistor forms part.
  • the conductive element 24 thus connects the source 9 to the metallization 20 on the support wafer in the openings 22 and 23. No expensive equipment is necessary for providing such a connection.
  • the layer in which the conductor tracks 14 are formed may fill the contact windows in the same manner as in the embodiment described with reference to FIGS. 1 to 10, where it relates to the silicon nitride layer 15.
  • FIG. 15 finally, shows a device manufactured as described above, where the semiconductor wafer 1 is fastened with the glue layer 17 to a support wafer 30 with a metallization 31 provided on the side of the support wafer 30 facing away from the semiconductor wafer 1.
  • the support wafer is also provided with an opening 32, so that the conductive element 24 makes contact with the metallization 31. While the opening 32 is being formed in the support wafer, the insulating layer 3 with the contact windows 21 can be used as a mask.
  • the support wafer 30 must then be of a material which can be etched selectively relative to the silicon oxide of the insulating layer 3.
  • the support wafer 30 is made, for example, of aluminium oxide.
  • the support wafer can be made of glass. A condition is then that the contact windows 21 and the openings 32 are mutually aligned in fastening of the semiconductor wafer 1 on the support wafer 30. No expensive equipment is required for making the opening 32 in the support wafer 30.
  • the device formed may then be one of the plates between which the liquid crystal is enclosed. This liquid crystal is then present, for example, at the side of the support wafer facing away from the semiconductor wafer.
  • the semiconductor element may be a switching element with which a pixel of the display can be activated, while the metallization on the support wafer is an electrode with which the liquid crystal can be locally aligned.

Abstract

A method of manufacturing a device whereby a layer structure with semiconductor elements and conductor tracks is formed on a first side of a semiconductor wafer which is provided with a layer of semiconductor material disposed on an insulating layer. Then the semiconductor wafer is fastened with said first side to a support wafer by means of a glue layer, the support wafer being provided with a metallization. Material is then removed from the semiconductor wafer from the other, second side thereof until the insulating layer is exposed. Contact windows are provided in the insulating layer from the first side of the semiconductor wafer before the latter is refastened on the support wafer. These windows are filled with a material which can be removed selectively relative to the insulating layer. The contact windows are opened from the second side of the semiconductor wafer after the latter has been fastened on the support wafer and after the insulating layer has been exposed. Furthermore, openings are formed in the layer structure and in the flue layer at the areas of the contact windows, which openings extend down to the metallization on the support wafer, after which the contact windows and the openings formed are provided with conductive elements.

Description

BACKGROUND OF THE INVENTION
The invention relates to a method of manufacturing a device, by which method a layer structure with semiconductor elements and conductor tracks is formed on a first side of a semiconductor wafer provided with a layer of semiconductor material disposed on an insulated layer, whereupon the semiconductor wafer is fastened with said first side to a support wafer by means of a glue layer, the support wafer being provided with a metallization, after which material is removed from the semiconductor wafer from the other, second side until the insulating layer has become exposed, and by which method the insulating layer is provided with contact windows, openings are formed in the layer structure and in the glue layer at the areas of the contact windows, which openings extend down to the metallization on the support wafer, and the contact windows and the openings formed are provided with conductive elements.
Devices may thus be formed which comprise a large number of semiconductor elements such as bipolar or MOS transistors which may be used as integrated circuits. The metallization on the support wafer may comprise, for example, a coil or a resistor, but it may alternatively be a conductive screening layer which may be grounded during operation of the device. It is also possible for devices to be formed in this way which form part of, for example, liquid crystal displays. The device formed may in that case form one of the plates between which the liquid crystal is enclosed, the semiconductor element a switching element with which a pixel of the display can be activated, and the metallization on the support wafer an electrode with which the liquid crystal can be locally aligned.
The semiconductor wafer is heated a few times to a temperature far in excess of 200° C. in practice in the manufacture of the semiconductor element. This happens, for example, during the formation of semiconductor zones, up to approximately 900° C., during the epitaxial growth of layers of semiconductor material, up to approximately 1,000° C., and during the deposition of layers of insulating material, up to approximately 400° to 700° C. After the semiconductor element has been formed, the wafer is not heated to temperatures above 200° C. anymore in practice in subsequent process steps. This is why the wafer with semiconductor element can be fastened on a glass support body, for example, with a synthetic resin glue such as an epoxy or acrylate glue. The glass is allowed to have a coefficient of expansion then which differs from that of the material of the semiconductor wafer.
EP-A-570 224 discloses a method of the kind mentioned in the opening paragraph whereby, after the semiconductor wafer has been glued on the support wafer and after the insulating layer has been exposed from the other, second side, the contact windows are provided in the insulating layer and the openings extending down to the metallization on the support wafer are provided in the layer structure and the glue layer. The metallization on the support wafer is a transparent electrode of a liquid crystal display which is used for aligning the liquid crystal locally.
In practice, process steps preceding gluing are carried out in a special clean room suitable for the manufacture of semiconductor elements, while gluing itself and the subsequent process steps are preferably carried out in a less clean space suitable for final mounting. After the glue connection has been made, the contact windows are provided in the exposed insulating layer in the known method described. In practice, the manufacture of such a comparatively complicated pattern of comparatively small contact windows requires a process with which photoresist patterns of comparatively small dimensions can be realized. This means that in both spaces mentioned very expensive photolithographic equipment must be present.
SUMMARY OF THE INVENTION
The invention has for its object inter alia to improve the method mentioned in the opening paragraph such that the products can be manufactured in two different spaces, expensive equipment being required in the clean room, but not in the other room suitable for final mounting.
According to the invention, the method is for this purpose characterized in that the contact windows are provided in the insulating layer from the first side of the semiconductor wafer before the latter is fastened to the support wafer, and are subsequently filled with a material which can be removed selectively relative to the insulating layer, whereupon the contact windows are opened from the second side of the semiconductor wafer after the latter has been fastened to the support wafer and after the insulating layer has been exposed.
The contact windows may be provided in the insulating layer by means of the same lithographic equipment which is used in the clean room for the manufacture of the semiconductor element and the conductor tracks on the first side of the semiconductor wafer. The material provided in the contact windows will be exposed during the treatment in which the insulating layer is exposed. This material can subsequently be selectively removed, so that the contact windows are opened from the second side. No photoresist mask need be provided for this on the exposed insulating layer.
The openings in the layer structure and in the glue layer may subsequently be formed simply with the use of the insulating layer provided with the contact windows as a mask. These openings, too, may accordingly be formed without expensive photolithographic equipment having to be arranged outside the clean room.
In a first preferred embodiment of the method, the contact windows are filled with a material which can be selectively removed relative to the insulating layer in that one of the layers belonging to the layer structure and made of a material which can be selectively removed relative to the material of the insulating layer is also deposited in the contact windows. The layer provided in the contact windows will be exposed during the treatment in which the insulating layer is exposed, and may subsequently be selectively removed from the contact windows. During the process of exposing the insulating layer, the glue layer is protected by the layer provided in the contact windows. This means that glue types can be used which are not resistant to the etchant used for exposing the insulating layer.
In the first preferred embodiment of the method, the layer structure is not allowed to comprise a layer made of the same material as that of the insulating layer because the insulating layer would be etched then during etching of the opening through this former layer. If the insulating layer is made of silicon oxide, the layer structure must not contain a silicon oxide layer. This limitation in the choice of material is avoided in a second preferred embodiment of the method whereby not only the contact windows in the insulating layer, but also the openings in the layer structure are provided from the first side of the semiconductor wafer before the latter is fastened to the support wafer, which openings are then filled up with material with which also the contact windows are filled.
During opening of the contact windows and forming of the openings in the layer structure, material is removed which can be removed selectively relative to the material of the insulating layer. Preferably, the contact windows and the openings in the layer structure are filled with the glue with which the semiconductor wafer is fastened to the support wafer.
Usual epoxy or acrylate glues are practically not attacked by a KOH solution with which material of the semiconductor slice, in practice silicon, can be selectively removed relative to the insulating layer, made of silicon oxide. This glue layer itself may be selectively removed relative to the insulating layer and the layers of the layer structure, for example, in an oxygen plasma. The openings in the glue layer may then be formed simultaneously with the openings in the layer structure. The insulating layer with the contact windows may serve as a mask during this.
BRIEF DESCRIPTION OF THE DRAWINGS
The invention will be explained in more detail below by way of example with reference to a drawing, in which:
FIGS. 1 to 10 diagrammatically and in cross-section show a portion of a device in a number of stages of its manufacture by a first preferred embodiment of the method according to the invention,
FIGS. 11 to 13 diagrammatically and in cross-section show a portion of a device in a few stages of its manufacture by a second preferred embodiment of the method according to the invention, and
FIGS. 14 and 15 diagrammatically and in cross-section show a portion of two special devices in a stage of manufacture by the preferred embodiment of the method according to the invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
FIGS. 1 to 10 diagrammatically and in cross-section show a portion of a device in a number of stages of its manufacture by a first preferred embodiment of the method according to the invention. Manufacture starts with an approximately 700 μm thick semiconductor wafer 1 which is provided at its first side 2 with a layer of semiconductor material 4 disposed on an insulating layer 3. In the present example, this is a semiconductor wafer 1 of monocrystalline silicon in which an approximately 0.4 μm thick layer of silicon oxide 3 is present owing to implantation of oxygen ions. An approximately 0.1 μm thick layer of semiconductor material of monocrystalline silicon 4 is present on the silicon oxide layer 3. This, however, is immaterial to the essence of the invention. The semiconductor material layer may alternatively be a layer of polycrystalline or amorphous semiconductor material, which may be a semiconductor material other than silicon. The insulating layer may also be made of materials other than silicon oxide.
A layer structure with semiconductor elements and conductor tracks is on the first side 2 in usual manner. The semiconductor elements may be, for example, bipolar and MOS transistors. In the present example, the provision of a single element in the form of a MOS transistor is shown for simplicity's sake. The silicon layer 4 is for this purpose (FIG. 2) provided with a p-type doping in usual manner and subsequently subdivided into mutually insulated islands 5, in the present example in that the silicon layer 4 is etched away from the insulating layer 3 between the islands 5. A MOS transistor is formed in each of these islands. For this purpose, the silicon layer 4 is provided with a gate dielectric layer 6 by means of a usual thermal oxidation of the silicon layer 4. Then a layer of polycrystalline silicon 7 is deposited.
Subsequently (FIG. 3), a gate electrode 8 is formed in the layer of polycrystalline silicon 7. With the gate electrode 8 acting as a mask, a source 9 and drain 10 are subsequently formed through implantation of an n-type dopant. Finally, the transistor thus formed is covered with an insulating silicon oxide layer 11.
Then a usual photoresist mask 12 is provided (FIG. 6) by means of which contact windows 13 are etched into the silicon oxide layer 11 (FIG. 7). Then conductor tracks 14 are formed on the first side 2 of the semiconductor wafer 1 in usual manner.
Finally, the assembly thus created is passivated in usual manner with a silicon nitride layer 15 and a silicon oxynitride layer 16. The silicon nitride layer 15 is deposited by means of a usual plasma enhanced CVD (chemical vapour deposition) process, the silicon oxynitride layer 16 by means of a usual CVD process carried out at low temperature.
After that (FIG. 9), the semiconductor wafer 1 is fastened with its first side 2 to a support wafer 18 by means of a glue layer 17. In this example, the semiconductor wafer 1 is fastened to an approximately 1.5 mm thick support wafer 18 of glass by means of a layer of acrylate glue 17. The semiconductor wafer 1 need not be heated anymore to temperatures above approximately 200° C. after fastening to the support wafer 18, which is why no extreme requirements need be imposed on the fastening between the semiconductor wafer 1 and the support wafer 18 and on the support wafer 18 itself. The semiconductor wafer 1 may be fastened to the support wafer 18, for example, with a synthetic resin glue such as an epoxy glue, or an acrylate glue as in the example. The support wafer 18 is made of glass in the example. The support wafer may have a coefficient of expansion which differs from that of the material of the semiconductor wafer. Differences in expansion will be small during subsequent process steps and can then be accommodated by the glue layer.
After the semiconductor wafer 1 has been fastened to the support wafer 18, material is removed from the semiconductor wafer from the other, second side 19 (FIG. 10) until the insulating layer 3 has become exposed. To this end, the second side 19 is first subjected to a usual chemical-mechanical polishing treatment until the insulating layer of silicon oxide 3 has been approached to a few μm, after which this layer 3 is exposed in an etching bath with KOH. The etching treatment stops automatically when the layer 3 is reached, this layer acting as an etching stopper.
The support wafer 18 is provided with a metallization 20. This metallization 20 may comprise, for example, a coil or a resistor, but it may alternatively be a conductive screening layer, as in the present example, which can be grounded during operation of the device.
The insulating layer 3 is provided with contact windows 21, and openings 22 are formed in the layer structure 15, 16 and openings 23 in the glue layer 17 at the areas of the contact windows 21. Said openings 22, 23 extend down to the metallization 20 on the support wafer 18. The contact windows 21 and the openings 22, 23 formed are provided with conductive elements 24 by means of which the metallization 20 on the support wafer 18 can be contacted.
The contact windows 21 are provided in the insulating layer 3 from the first side of the semiconductor wafer 1 before the latter is fastened on the support wafer 18. Then (FIG. 4) a photoresist mask 25 is formed on the insulating layer on which the MOS transistor is formed, whereupon the contact windows 21 are etched into the insulating layer 3. These windows are subsequently filled with a material which can be removed selectively relative to the insulating layer 3. The contact windows 21 are opened (FIG. 10) from the second side 19 of the semiconductor wafer 1 after the latter has been fastened on the support wafer 18 and after the insulating layer 3 has become exposed. The material provided in the contact windows 21 is exposed during the same treatment in which the insulating layer 3 is exposed, and may subsequently be removed selectively, i.e. without the use of a mask.
The same lithographic equipment which is used in the clean room for the manufacture of the MOS transistor and the conductor tracks 14 on the first side 2 of the semiconductor wafer 1 can also be used for providing the contact windows 21 in the insulating layer 3, the photoresist mask 25 being used for this.
In the present example (FIG. 8), the contact windows 21 are filled with a material which can be removed selectively relative to the insulating layer 3 in that one of the layers belonging to the layer structure 15, 16, in this case the silicon nitride layer 15, is also deposited in the contact windows 21. The silicon nitride layer 15 provided in the contact windows 21 will be exposed in the same treatment in which the insulating layer 3 is exposed, and may subsequently be removed selectively from the contact windows 21 in usual manner. While the insulating layer is being exposed in the KOH solution, the glue layer 17 is protected by the layer 15 provided in the contact windows. This means that glue types may also be used which are not resistant to such a KOH solution.
The openings 22 in the layer structure 15, 16 and the openings 23 in the glue layer 17 are subsequently etched with the insulating layer 3 provided with the contact windows 21 acting as a mask. Said openings 22, 23 may thus be formed without the necessity of having expensive photolithographic equipment available outside the clean room.
In the embodiment described above, the opening 22 was provided through a layer structure comprising a silicon nitride layer 15 and a silicon oxynitride layer 16. These materials can be selectively etched relative to the silicon oxide of the insulating layer 3. The layer structure 15, 16 must not comprise a layer of the same material as that of the insulating layer 3 because in that case the insulating layer 3 would also be etched during etching of the opening 22 through the former layer. In the example described here, therefore, the layer structure 15, 16 must not comprise silicon oxide. This implies a limitation in the choice of materials to be used in the layer structure.
Said limitation in the choice of materials is avoided in the second preferred embodiment of the method depicted in FIGS. 11 to 13. Here not only the contact windows 21 are provided in the insulating layer 3, but also the openings 22 in the layer structure 15, 28 from the first side 2 of the semiconductor wafer 1 before the latter is fastened on the support wafer 18.
After the MOS transistor has been formed (FIG. 3), a photoresist mask 27 is provided by means of which the contact windows 13 are etched into the silicon oxide layer 11. Then, as described above, conductor tracks 14 are formed on the first side 2 of the semiconductor wafer 1 in usual manner, and the assembly thus formed is passivated with a silicon nitride layer 15 in usual manner and, in the present example, with a silicon oxide layer 28. The layer 28 in this embodiment is the same material as that of the insulating layer 3, but this will not give rise to problems in the subsequent process steps, as will become apparent.
After a further photoresist mask 29 has been provided (FIG. 12), the openings 22 are etched into the layer structure 15, 28 and the contact windows 21 into the insulating layer 3.
In this embodiment, again, the contact windows 21 are filled with a material which can be removed selectively relative to the material of the insulating layer 3. Here not only the contact windows 21 are filled, but also the openings 22 in the layer structure 15, 28 are filled with the same material with which the contact windows 21 are filled (FIG. 13). Then the contact windows 21 are opened from the second side 19 of the semiconductor wafer 1 after the latter has been fastened on the support wafer 18 and after the insulating layer 3 has been exposed, whereupon the openings 22 are etched into the layer structure 15, 28. A device is then obtained as shown in FIG. 10.
During opening of the contact windows 21 and etching of the openings 22 in the layer structure 15, 28, material is removed which can be removed selectively relative to the material of the insulating layer 3. Preferably, as in the present example and as shown in FIG. 13, the contact windows 21 and the openings 22 in the layer structure 15, 28 are filled with the glue layer 17 with which the semiconductor wafer 1 is fastened on the support wafer 17.
In practice, usual epoxy or acrylate glues are substantially not attacked by a KOH solution with which silicon can be removed from the semiconductor wafer 1 selectively relative to the insulating layer 3 of silicon oxide. This glue layer 17 itself can be selectively removed relative to the insulating layer, in this example silicon oxide, and the other layers 15, 28 in the layer structure, for example in an oxygen plasma. The openings 23 in the glue layer 17 may then be formed simultaneously with the openings 22 in the layer structure 15, 28. The insulating layer 3 with the contact windows 21 serves as a mask during this.
Finally, the contact windows 21 and the openings 22, 23 formed are provided with conductive elements 24, preferably electrochemically, whereby the metallization 20 on the support wafer 18 can be contacted. Material may be selectively grown in the contact windows 21 and the openings 22, 23 in this way. Again, therefore, no expensive photolithographic equipment is necessary for providing the conductive elements.
FIG. 14 shows a device manufactured as described above, wherein openings 22 are provided in a layer structure 14, 15, 28 of which the conductor track 14 connected to the source 9 of the MOS transistor forms part. The conductive element 24 thus connects the source 9 to the metallization 20 on the support wafer in the openings 22 and 23. No expensive equipment is necessary for providing such a connection. The layer in which the conductor tracks 14 are formed may fill the contact windows in the same manner as in the embodiment described with reference to FIGS. 1 to 10, where it relates to the silicon nitride layer 15.
FIG. 15, finally, shows a device manufactured as described above, where the semiconductor wafer 1 is fastened with the glue layer 17 to a support wafer 30 with a metallization 31 provided on the side of the support wafer 30 facing away from the semiconductor wafer 1. The support wafer is also provided with an opening 32, so that the conductive element 24 makes contact with the metallization 31. While the opening 32 is being formed in the support wafer, the insulating layer 3 with the contact windows 21 can be used as a mask. The support wafer 30 must then be of a material which can be etched selectively relative to the silicon oxide of the insulating layer 3. The support wafer 30 is made, for example, of aluminium oxide. If the openings 32 are provided in the support wafer 30 before the semiconductor wafer 1 is fastened thereon, the support wafer can be made of glass. A condition is then that the contact windows 21 and the openings 32 are mutually aligned in fastening of the semiconductor wafer 1 on the support wafer 30. No expensive equipment is required for making the opening 32 in the support wafer 30.
With the procedures as described above, it is possible to form not only devices comprising a large number of semiconductor elements, such as bipolar or MOS transistors, which may be used as integrated circuits, but also devices forming part, for example, of liquid crystal displays. The device formed may then be one of the plates between which the liquid crystal is enclosed. This liquid crystal is then present, for example, at the side of the support wafer facing away from the semiconductor wafer. The semiconductor element may be a switching element with which a pixel of the display can be activated, while the metallization on the support wafer is an electrode with which the liquid crystal can be locally aligned.

Claims (10)

We claim:
1. A method of manufacturing a device, the method comprising the steps of: providing a layer structure with semiconductor elements and conductor tracks formed on a first side of a semiconductor wafer provided with a layer of semiconductor material disposed on an insulating layer, fastening the semiconductor wafer with said first side to a support wafer by means of a glue layer, the support wafer being provided with metallization, removing material from the semiconductor wafer from the other, second side until the insulating layer has become exposed, providing the insulating layer with contact windows, forming openings in the layer structure and in the glue layer at the areas of the contact windows, which openings extend down to the metallization on the support wafer, and providing the contact windows and the openings with conductive elements, the contact windows being provided in the insulating layer from the first side of the semiconductor wafer before the latter is fastened to the support wafer, and being subsequently filled with a material which can be removed selectively relative to the insulating layer, whereupon the contact windows are opened from the second side of the semiconductor wafer after the latter has been fastened to the support wafer and after the insulating layer has been exposed.
2. A method as claimed in claim 1, characterized in that the openings are etched into the layer structure and into the glue layer from the second side of the semiconductor wafer, the insulating layer with the contact windows acting as a mask, after the semiconductor wafer has been fastened on the support wafer, the insulating layer has been exposed, and the contact windows have been opened.
3. A method as claimed in claim 2, characterized in that one of the layers belonging to the layer structure is also deposited in the contact windows.
4. A method as claimed in claim 2, characterized in that the openings in the layer structure are also provided from the first side of the semiconductor wafer before the latter is fastened on the support wafer, and are subsequently filled with material with which also the contact windows are filled.
5. A method as claimed in claim 4, characterized in that the openings in the layer structure and the contact windows are filled with the glue with which the semiconductor wafer is fastened on the support wafer.
6. A method as claimed in claim 1, characterized in that the contact windows and the openings in the layer structure are electrochemically provided with the conductive elements.
7. A method as claimed in claim 1, characterized in that the opening in the layer structure is provided in a layer structure which comprises a conductor track on the first side of the wafer.
8. A method as claimed in claim 1, characterized in that the metallization is provided on the support wafer at the side thereof which faces away from the semiconductor wafer.
9. A method as claimed in claim 1, characterized in that one of the layers belonging to the layer structure is also deposited in the contact windows.
10. A method as claimed in claim 1, characterized in that the openings in the layer structure are also provided from the first side of the semiconductor wafer before the latter is fastened on the support wafer, and are subsequently filled with material with which also the contact windows are filled.
US08/641,058 1995-05-10 1996-04-29 Method of manufacturing a device, by which method a substrate with semiconductor element and conductor tracks is glued to a support body with metallization Expired - Lifetime US5770487A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP95201201 1995-05-10
EP95201201 1995-05-10

Publications (1)

Publication Number Publication Date
US5770487A true US5770487A (en) 1998-06-23

Family

ID=8220279

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/641,058 Expired - Lifetime US5770487A (en) 1995-05-10 1996-04-29 Method of manufacturing a device, by which method a substrate with semiconductor element and conductor tracks is glued to a support body with metallization

Country Status (6)

Country Link
US (1) US5770487A (en)
EP (1) EP0770267B1 (en)
JP (1) JP4060882B2 (en)
DE (1) DE69622339T2 (en)
TW (1) TW297917B (en)
WO (1) WO1996036072A2 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6027958A (en) * 1996-07-11 2000-02-22 Kopin Corporation Transferred flexible integrated circuit
US6104081A (en) * 1994-12-23 2000-08-15 U.S. Philips Corporation Semiconductor device with semiconductor elements formed in a layer of semiconductor material glued on a support wafer
US20020155661A1 (en) * 1999-10-28 2002-10-24 Massingill Thomas J. Multi-chip module and method for forming and method for deplating defective capacitors
US6495454B2 (en) * 1998-09-23 2002-12-17 Intel Corporation Substrate interconnect for power distribution on integrated circuits
US20030008437A1 (en) * 1998-02-25 2003-01-09 Seiko Epson Corporation Method of separating thin film device, method of transferring thin film device, thin film device, active matrix substrate and liquid crystal display device
US20040038444A1 (en) * 2000-03-17 2004-02-26 Hisao Hayashi Thin film semiconductor device and manufacturing method thereof
US20040100677A1 (en) * 2000-12-07 2004-05-27 Reflectivity, Inc., A California Corporation Spatial light modulators with light blocking/absorbing areas
US20060220211A1 (en) * 2002-12-18 2006-10-05 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor apparatus, and semiconductor apparatus and electric appliance
US20070015286A1 (en) * 2005-07-15 2007-01-18 Neel Gary T Diagnostic strip coding system and related methods of use
US20140349462A1 (en) * 2011-10-19 2014-11-27 Ams Ag Method for producing thin semiconductor components
US20200249588A1 (en) * 2019-02-01 2020-08-06 Micro Engineering, Inc. Adhesive residue removal apparatus and adhesive residue removal method

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3116085B2 (en) * 1997-09-16 2000-12-11 東京農工大学長 Semiconductor element formation method
WO2001001485A2 (en) * 1999-06-29 2001-01-04 Koninklijke Philips Electronics N.V. A semiconductor device
GB2492532B (en) * 2011-06-27 2015-06-03 Pragmatic Printing Ltd Transistor and its method of manufacture
GB2492442B (en) * 2011-06-27 2015-11-04 Pragmatic Printing Ltd Transistor and its method of manufacture

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3936930A (en) * 1972-07-10 1976-02-10 Rca Corporation Method of making electrical connections for liquid crystal cells
JPH04320216A (en) * 1991-04-19 1992-11-11 Nec Corp Liquid crystal display panel and production thereof
EP0570224A2 (en) * 1992-05-14 1993-11-18 Seiko Instruments Inc. Semiconductor device
US5317433A (en) * 1991-12-02 1994-05-31 Canon Kabushiki Kaisha Image display device with a transistor on one side of insulating layer and liquid crystal on the other side
US5324678A (en) * 1989-09-22 1994-06-28 Mitsubishi Denki Kabushiki Kaisha Method of forming a multi-layer type semiconductor device with semiconductor element layers stacked in opposite directions
US5377031A (en) * 1990-12-31 1994-12-27 Kopin Corporation Single crystal silicon tiles for liquid crystal display panels including light shielding layers
US5504036A (en) * 1994-05-24 1996-04-02 U.S. Philips Corporation Method of manufacturing semiconductor devices with semiconductor elements formed in a layer of semiconductor material provided on a support slice
US5537234A (en) * 1993-01-19 1996-07-16 Hughes Aircraft Company Relective liquid crystal display including driver devices integrally formed in monocrystalline semiconductor layer and method of fabricating the display
US5569621A (en) * 1994-02-04 1996-10-29 Analog Devices, Incorporated Integrated circuit chip supported by a handle wafer and provided with means to maintain the handle wafer potential at a desired level
US5591678A (en) * 1993-01-19 1997-01-07 He Holdings, Inc. Process of manufacturing a microelectric device using a removable support substrate and etch-stop
US5627106A (en) * 1994-05-06 1997-05-06 United Microelectronics Corporation Trench method for three dimensional chip connecting during IC fabrication

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3936930A (en) * 1972-07-10 1976-02-10 Rca Corporation Method of making electrical connections for liquid crystal cells
US5324678A (en) * 1989-09-22 1994-06-28 Mitsubishi Denki Kabushiki Kaisha Method of forming a multi-layer type semiconductor device with semiconductor element layers stacked in opposite directions
US5377031A (en) * 1990-12-31 1994-12-27 Kopin Corporation Single crystal silicon tiles for liquid crystal display panels including light shielding layers
JPH04320216A (en) * 1991-04-19 1992-11-11 Nec Corp Liquid crystal display panel and production thereof
US5317433A (en) * 1991-12-02 1994-05-31 Canon Kabushiki Kaisha Image display device with a transistor on one side of insulating layer and liquid crystal on the other side
EP0570224A2 (en) * 1992-05-14 1993-11-18 Seiko Instruments Inc. Semiconductor device
US5537234A (en) * 1993-01-19 1996-07-16 Hughes Aircraft Company Relective liquid crystal display including driver devices integrally formed in monocrystalline semiconductor layer and method of fabricating the display
US5591678A (en) * 1993-01-19 1997-01-07 He Holdings, Inc. Process of manufacturing a microelectric device using a removable support substrate and etch-stop
US5569621A (en) * 1994-02-04 1996-10-29 Analog Devices, Incorporated Integrated circuit chip supported by a handle wafer and provided with means to maintain the handle wafer potential at a desired level
US5627106A (en) * 1994-05-06 1997-05-06 United Microelectronics Corporation Trench method for three dimensional chip connecting during IC fabrication
US5504036A (en) * 1994-05-24 1996-04-02 U.S. Philips Corporation Method of manufacturing semiconductor devices with semiconductor elements formed in a layer of semiconductor material provided on a support slice

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6104081A (en) * 1994-12-23 2000-08-15 U.S. Philips Corporation Semiconductor device with semiconductor elements formed in a layer of semiconductor material glued on a support wafer
US6027958A (en) * 1996-07-11 2000-02-22 Kopin Corporation Transferred flexible integrated circuit
US20030008437A1 (en) * 1998-02-25 2003-01-09 Seiko Epson Corporation Method of separating thin film device, method of transferring thin film device, thin film device, active matrix substrate and liquid crystal display device
US6885389B2 (en) 1998-02-25 2005-04-26 Seiko Epson Corporation Method of separating thin film device, method of transferring thin film device, thin film device, active matrix substrate and liquid crystal display device
US6700631B1 (en) * 1998-02-25 2004-03-02 Seiko Epson Corporation Method of separating thin-film device, method of transferring thin-film device, thin-film device, active matrix substrate, and liquid crystal display device
US6495454B2 (en) * 1998-09-23 2002-12-17 Intel Corporation Substrate interconnect for power distribution on integrated circuits
US20020155661A1 (en) * 1999-10-28 2002-10-24 Massingill Thomas J. Multi-chip module and method for forming and method for deplating defective capacitors
US6882045B2 (en) 1999-10-28 2005-04-19 Thomas J. Massingill Multi-chip module and method for forming and method for deplating defective capacitors
US6821803B2 (en) * 2000-03-17 2004-11-23 Sony Corporation Method of manufacturing an electroluminescence display device
US20040038444A1 (en) * 2000-03-17 2004-02-26 Hisao Hayashi Thin film semiconductor device and manufacturing method thereof
US20040100677A1 (en) * 2000-12-07 2004-05-27 Reflectivity, Inc., A California Corporation Spatial light modulators with light blocking/absorbing areas
US20060220211A1 (en) * 2002-12-18 2006-10-05 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor apparatus, and semiconductor apparatus and electric appliance
US8212364B2 (en) 2002-12-18 2012-07-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor apparatus, and semiconductor apparatus and electric appliance
US20070015286A1 (en) * 2005-07-15 2007-01-18 Neel Gary T Diagnostic strip coding system and related methods of use
US20140349462A1 (en) * 2011-10-19 2014-11-27 Ams Ag Method for producing thin semiconductor components
US9105645B2 (en) * 2011-10-19 2015-08-11 Ams Ag Method for producing thin semiconductor components
US20200249588A1 (en) * 2019-02-01 2020-08-06 Micro Engineering, Inc. Adhesive residue removal apparatus and adhesive residue removal method

Also Published As

Publication number Publication date
TW297917B (en) 1997-02-11
WO1996036072A3 (en) 1997-01-16
DE69622339D1 (en) 2002-08-22
JPH10503328A (en) 1998-03-24
DE69622339T2 (en) 2003-03-06
EP0770267B1 (en) 2002-07-17
WO1996036072A2 (en) 1996-11-14
EP0770267A2 (en) 1997-05-02
JP4060882B2 (en) 2008-03-12

Similar Documents

Publication Publication Date Title
JP4319251B2 (en) Semiconductor device having a support body in which a substrate having a semiconductor element and having conductor tracks formed thereon is bonded by an adhesive layer
US5770487A (en) Method of manufacturing a device, by which method a substrate with semiconductor element and conductor tracks is glued to a support body with metallization
KR100348233B1 (en) Method of manufacturing semiconductor devices with semiconductor elements formed in a layer of semiconductor material provided on a support slice
US5328861A (en) Method for forming thin film transistor
JPH06268054A (en) Semiconductor device
US5882981A (en) Mesa isolation Refill Process for Silicon on Insulator Technology Using Flowage Oxides as the Refill Material
US5563082A (en) Method of manufacturing a Xmos insulated transistor
US4649630A (en) Process for dielectrically isolated semiconductor structure
JPH0883837A (en) Semiconductor device and manufacture thereof
US5534450A (en) Method for fabrication a semiconductor device
US4722912A (en) Method of forming a semiconductor structure
US20130270680A1 (en) Method for forming semiconductor devices with active silicon height variation
KR930008994A (en) Wafer bonding technology
KR100305402B1 (en) Manufacturing method of semiconductor device
JPH06302791A (en) Semiconductor substrate and manufacture thereof
JP3076880B2 (en) Semiconductor device for light valve and method of manufacturing the same
KR940009575B1 (en) High voltage transistor device isolation structure and producing method thereof
JPS62203364A (en) Manufacture of semiconductor device
KR0167884B1 (en) Manufacture of soi mosfet isolation
JPH05190658A (en) Manufacture of dielectric-isolation type wafer
JPH03177072A (en) Semiconductor device and its manufacture
JPH0936379A (en) Manufacture of thin film transistor
JPH0420266B2 (en)
JPS62183168A (en) Manufacture of semiconductor device
JPH04299859A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: U.S. PHILLIPS CORPORATION, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MAAS, HENRICUS G.R.;DEKKER, RONALD;VAN DEURZEN, MARIA H.W.A.;REEL/FRAME:008117/0173;SIGNING DATES FROM 19960405 TO 19960411

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:U.S. PHILIPS CORPORATION;REEL/FRAME:018635/0755

Effective date: 20061127

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., ENGLAND

Free format text: SECURITY AGREEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:018806/0201

Effective date: 20061201

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNORS:MORGAN STANLEY SENIOR FUNDING, INC., AS GLOBAL COLLATERAL AGENT;MORGAN STANLEY SENIOR FUNDING, INC., AS RCF ADMINISTRATIVE AGENT;REEL/FRAME:027467/0433

Effective date: 20111227

AS Assignment

Owner name: INVENSAS CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NXP SEMICONDUCTORS N. V. ON BEHALF OF ITSELF AND ITS SUBSIDIARIES, INCLUNDING NXP B. V.;REEL/FRAME:027545/0060

Effective date: 20111217

Owner name: INVENSAS CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NXP SEMICONDUCTORS N.V. ON BEHALF OF ITSELF AND ITS SUBSIDIARIES, INCLUDING NXP B.V.;REEL/FRAME:027545/0060

Effective date: 20111217

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC;REEL/FRAME:050315/0443

Effective date: 20190903