US5818207A - Three-pin buck converter and four-pin power amplifier having closed loop output voltage control - Google Patents

Three-pin buck converter and four-pin power amplifier having closed loop output voltage control Download PDF

Info

Publication number
US5818207A
US5818207A US08/763,472 US76347296A US5818207A US 5818207 A US5818207 A US 5818207A US 76347296 A US76347296 A US 76347296A US 5818207 A US5818207 A US 5818207A
Authority
US
United States
Prior art keywords
terminal
coupled
energy storage
storage element
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/763,472
Inventor
Jeffrey H. Hwang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Micro Linear Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micro Linear Corp filed Critical Micro Linear Corp
Priority to US08/763,472 priority Critical patent/US5818207A/en
Assigned to MICRO LINEAR CORPORATION reassignment MICRO LINEAR CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HWANG, JEFFREY H.
Application granted granted Critical
Publication of US5818207A publication Critical patent/US5818207A/en
Assigned to FAIRCHILD SEMICONDUCTOR CORPORATION reassignment FAIRCHILD SEMICONDUCTOR CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRO LINEAR CORPORATION
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: FAIRCHILD SEMICONDUCTOR CORPORATION
Anticipated expiration legal-status Critical
Assigned to FAIRCHILD SEMICONDUCTOR CORPORATION, SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC reassignment FAIRCHILD SEMICONDUCTOR CORPORATION PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620 FRAME 0087 REEL040075 FRAME 0644 REEL 046410 FRAME 0933 REEL 046530 FRAME 0460 Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Assigned to SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, FAIRCHILD SEMICONDUCTOR CORPORATION reassignment SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 040075, FRAME 0644 Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1588Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load comprising at least one synchronous rectifier element
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

  • the invention relates to the field of buck converters. More particularly, the invention relates to buck converters having an output voltage regulated in a closed feedback loop without directly monitoring the output voltage.
  • FIG. 1 illustrates a typical buck converter circuit for providing a regulated output voltage.
  • a supply voltage node Vs is coupled to a first terminal of a switch S1.
  • a second terminal of the switch S1 is coupled to a first terminal of a switch S2 and to a first terminal of an inductor L.
  • a second terminal of the inductor L is coupled to a first terminal of a capacitor C1, forming an output node Vo, and to a first terminal of a resistor RI.
  • a second terminal of the switch S2 and a second terminal of the capacitor C1 are coupled to a ground node.
  • a load RL can be coupled across the capacitor C1.
  • a second terminal of the resistor RI is coupled to a first terminal of a resistor R2 and to an inverting input of an amplifier U1.
  • a second terminal of the resistor R2 is coupled to the ground node.
  • a reference voltage VREF1 is coupled to a non-inverting input of the amplifier U1.
  • An output of the amplifier U1 forms an error signal VEAO1 which is coupled to a non-inverting input of a comparator U2.
  • a oscillator U3 generates a periodic ramp signal VRAMP1 having a fixed frequency which is coupled to an inverting input of the comparator U2.
  • An output of the comparator U2 forms a signal VSC1 which is coupled to control the switch S1.
  • the signal VSC1 is inverted by an inverter U4 for controlling the switch S2.
  • FIG. 2 illustrates a timing diagram for the signal VRAMP1 and the signal VEAO1.
  • FIG. 3 illustrates a timing diagram for the signal VSC1.
  • the switch S1 when the signal VSC1 is logical high voltage, the switch S1 is closed and the switch S2 is open. When the switches S1 and S2 are in this condition, a current from the supply node Vs charges the inductor L with energy.
  • the signal VSC1 is a logical low voltage
  • the switch S1 is open and the switch S2 is closed. Therefore, energy stored in the inductor L is transferred to the capacitor C1.
  • an output voltage can be formed across the capacitor C1 which can be applied to the load RL.
  • the amount of energy stored in the inductor L and transferred to the capacitor C1 can be controlled by adjusting the time period during which the switch S1 is closed.
  • a resistive divider comprising the resistors R1 and R2 forms a voltage that is a portion of the output voltage across the capacitor C1.
  • a difference between the reference voltage VREF1 and the voltage formed by the resistive divider is amplified by the amplifier U1, forming the error signal VEAO1.
  • the error signal VEAO1 is compared to the ramp signal VRAMP1 by the comparator U2, forming the signal VSC1. Accordingly, if the voltage across the capacitor C1 increases, the signal VEAO1 decreases. This reduces the duty cycle of the signal S1 such that the amount of energy transferred to the capacitor C1 is reduced, thereby reducing the voltage across the capacitor C1. If the voltage across the capacitor C1 decreases, the signal VEAO1 increases. This increases the duty cycle of the signal S1 such that the amount of energy transferred to the capacitor C1 is increased, thereby increasing the voltage across the capacitor C1. Therefore, the output voltage at the node Vo is regulated in a feedback loop to remain at a constant level.
  • a feedback path such as through the resistive divider, is required to be coupled to the output node Vo.
  • this feedback path requires a dedicated pin of the integrated circuit package.
  • the size and cost of an integrated circuit increases as the number of pins increases.
  • the inductor L and capacitor C1 in the feedback loop can contribute to instability of the feedback loop. Additional components can be required to counteract this effect. It is therefore desired to provide a regulated output voltage without requiring a feedback path coupled to the output node Vo.
  • the invention is a circuit for providing a regulated output voltage from a buck converter without directly monitoring the output voltage.
  • the buck converter includes a first switch having a first terminal coupled to a supply voltage node.
  • a second terminal of the first switch is coupled to a first terminal of a second switch, to a first terminal of an inductor and to a first terminal of a resistive divider.
  • a second terminal of the inductor is coupled to a first terminal of a first capacitor.
  • a second terminal of the second switch, a second terminal of the resistive divider and a second terminal of the first capacitor are coupled to a ground node.
  • a switch control signal causes the first switch to be closed and the second switch to be open
  • a current from the supply node charges the inductor with energy.
  • the amount of energy stored in the inductor can be controlled by adjusting the time period during which the first switch is closed.
  • the energy stored in the inductor is transferred to the first capacitor.
  • a voltage formed by the resistive divider is applied to a non-inverting input of a transconductance amplifier, while a predetermined reference voltage is applied to an inverting input of the transconductance amplifier.
  • An output of the transconductance amplifier is coupled to charge a second capacitor for forming an error signal across the second capacitor.
  • the error signal is representative of a difference between the actual output voltage and a desired output voltage because an average of the voltage formed by the resistive divider is representative of the output voltage.
  • the error signal is compared to a periodic ramp signal by a comparator for forming the switch control signal.
  • the circuit regulates the output voltage in a feedback loop without directly monitoring the output voltage. Rather, a voltage on the first terminal of the inductor is monitored and signal representative of a time average of this voltage is formed. When the circuit is implemented in an integrated circuit package, this results in a savings of one pin. Further, because the inductor and the first capacitor are not in the feedback loop, they do not adversely affect the stability of the feedback loop.
  • a variable signal is added to, or replaces, the predetermined reference voltage. Because the output voltage responds to the variable signal, the circuit functions as a power amplifier.
  • the variable signal can be an audio signal while a speaker can be coupled to the output node as a load for reproducing sounds associated with the audio signal.
  • FIG. 1 illustrates a prior art buck converter circuit for providing a regulated output voltage.
  • FIG. 2 illustrates a timing diagram for the signal VRAMP1 and the signal VEAO1 of the circuit illustrated in FIG. 1.
  • FIG. 3 illustrates a timing diagram for the signal VSC1 of the circuit illustrated in FIG. 1.
  • FIG. 4 illustrates a buck converter circuit according to the present invention.
  • FIG. 5 illustrates a timing diagram for the signal VRAMP2 and the signal VEAO2 of the circuit illustrated in FIG. 4.
  • FIG. 6 illustrates a timing diagram for the signal VSC2 of the circuit illustrated in FIG. 4.
  • FIG. 7 illustrates a schematic diagram of a first alternate embodiment of a buck converter according to the present invention.
  • FIG. 8 illustrates a schematic diagram of a second alternate embodiment of a buck converter according to the present invention.
  • FIG. 9 illustrates a schematic diagram of the oscillator circuit illustrated in FIG. 8.
  • FIG. 10 illustrates a schematic diagram of a third alternate embodiment of a buck converter according to the present invention.
  • FIG. 4 illustrates a buck converter circuit according to the present invention.
  • a voltage supply node Vin is coupled to a first terminal of a switch S10.
  • a second terminal of the switch S10 is coupled to a first terminal of a switch S20, to a first terminal of a resistor R10 and to a first terminal of an inductor L10, forming a node Vx.
  • a second terminal of the resistor R10 is coupled to a first terminal of a resistor R20 and to an inverting input of a transconductance amplifier U5.
  • a second terminal of the inductor L10 is coupled to a first terminal of a capacitor C10.
  • a second terminal of the switch S20, a second terminal of the resistor R20 and a second terminal of a capacitor C10 are coupled to the ground node.
  • a load RL10 can be coupled across the capacitor C10.
  • a predetermined reference voltage VREF2 is coupled to a non-inverting input of the transconductance amplifier U5.
  • An output of the transconductance amplifier U5 forms an error signal VEAO2 and is coupled to a first terminal of a capacitor C20 and to a non-inverting input of a comparator U6.
  • a second terminal of the capacitor C20 is coupled to the ground node.
  • An oscillator U7 forms a periodic ramp signal VRAMP2 which is coupled to an inverting input of the comparator U6.
  • An output of the comparator U6 forms a switch control signal VSC2 and is coupled to control the switch S10 and to an input of an inverter U8.
  • An output of the inverter U8 is coupled to control the switch S20.
  • the switches S10 and S20 are controlled by the switch control signal VSC2 such that when the switch control signal VSC2 is a logical high voltage, the switch S10 is in a closed condition and the switch S20 is in an open condition. When the switch control signal VSC2 is a logical low voltage, the switch S10 is in an open condition and the switch S20 is in a closed condition. It will be apparent that the switch S20 could be replaced with a diode having its anode coupled to the ground node and its cathode coupled to the node Vx. It will also be apparent that each of the switches S10 and S20 can be a bipolar transistor, a field effect transistor or a mechanical switch.
  • the switch S10 When the switch S10 is closed, the switch S20 is open and current from a supply coupled to the supply node Vin charges the inductor L10 with energy. Within limits, the amount of energy stored in the inductor L10 can be controlled by adjusting the time during which the switch S10 is held closed and the switch S20 is held open. At an appropriate time, the switch S10 can be opened and the switch S20 closed such that the energy stored in the inductor L10 is transferred to the capacitor C10, forming a voltage across the capacitor C10. By alternately opening and closing the switches S10 and S20 at appropriate times, the voltage across the capacitor C10 can be regulated.
  • the output voltage at the node Vout is approximately equal to the voltage at the input node Vin multiplied by the duty cycle of the switch control signal VSC2. For example, if the voltage at the input node Vin is 10 volts and the duty cycle of the switch control signal VSC2 is 75%, such that the switch S10 is closed 75% of the time, the output voltage at the node Vout will be 75% of the voltage at the input node Vin, or 7.5 volts. Therefore, the output voltage at the node Vout is approximately equal to an average of the voltage at the node Vx over time.
  • the resistive divider forms a signal that is a portion of the voltage at the node Vx. This signal is applied to the inverting input of the transconductance amplifier U5. At times when the signal formed by the resistive divider is greater than the reference voltage VREF2, the transconductance amplifier U5 draws a current from the capacitor C20 that is proportional to the difference between the voltage formed by the resistive divider and the voltage VREF2. Conversely, at times when the signal applied to the inverting input of the transconductance amplifier U5 is lower than the reference voltage VREF2, the transconductance amplifier charges the capacitor C20 with a current that is proportional to the difference between the voltage formed by the resistive divider and the voltage VREF2.
  • the reference voltage VREF2 is representative of a desired output voltage level. Therefore, the voltage VEA02 across the capacitor C20 is representative of an average difference between the voltage at the node Vx and the reference voltage VREF2 over time. Accordingly, the voltage VEA02 across the capacitor C20 is representative of a difference between the output voltage at the node Vout and the desired output voltage level.
  • the signal VEA02 is compared to a periodic ramp signal VRAMP2 by the comparator U6 for forming the switch control signal VSC2.
  • FIG. 5 illustrates a timing diagram for the signal VEA02 and the signal VRAMP2.
  • the ramp signal VRAMP2 has a fixed frequency in the range of approximately 50 kHz to 500 kHz.
  • FIG. 6 illustrates a timing diagram for the switch control signal VSC2. Referring to FIGS. 4-6, when the average voltage at the node Vx decreases, indicating a decrease in the output voltage at the node Vout, the voltage VEA02 across the capacitor C20 increases. This results in an increase in the duty cycle for the switch control signal VSC2 such that the switch S10 remains closed longer.
  • the switch S10 is closed longer, more energy is transferred to the capacitor C10 thereby increasing the output voltage at the node Vout.
  • the voltage VEAO2 across the capacitor C20 decreases. This results in a decrease in the duty cycle for the switch control signal VSC2 such that the switch S10 remains closed for a shorter time. Because the switch S10 is closed for a shorter time, less energy is transferred to the capacitor C10 thereby allowing the output voltage at the node Vout to decrease. Therefore, by controlling an average voltage at the node Vx in a closed feedback loop, the output voltage at the node Vout is regulated in a closed feedback loop without directly monitoring the output voltage.
  • the output voltage at the node Vout will generally be somewhat lower than the voltage at the input node Vin multiplied by the duty cycle of the switch control signal VSC2 due to losses.
  • the on-resistance of the switch S10 and resistance of the inductor L10 will result in the output voltage being somewhat lower than expected. These losses, however, can be compensated for by adjusting the level of the predetermined reference voltage VREF2.
  • an integrated circuit U9 can be implemented to include the switches S10 and S20 and a circuit for controlling the average voltage at the node Vx in a closed loop, such as the transconductance amplifier U5, the capacitor C20, the comparator U6, the oscillator U7 and the inverter U8.
  • the inductor L10 and the capacitor C10 can be external to the integrated circuit U9.
  • the resistors R10 and R20 are preferably formed as part of the integrated circuit U9, but could be discrete components external to the integrated circuit U9 or could be a potentiometer. Accordingly, the integrated circuit U9 requires only three pins; a first pin for the supply node Vin, a second pin for the ground node GND and a third pin for the node Vx.
  • the elements inside the dotted line can be implemented in an integrated circuit that includes other circuits and functions.
  • the other circuits would require a pin for a voltage supply and a pin for ground, in addition to any other pins for receiving or transmitting signals. Therefore, the addition of the buck converter controller according to the present invention to such an integrated circuit would only require one additional pin for coupling the node Vx to an external inductor, as illustrated in FIG. 4.
  • multiple regulated outputs can be provided by increasing the number of pins by only one for each additional regulated output.
  • an integrated circuit having two regulated outputs can be implemented with only four pins and an integrated circuit having three regulated outputs can be implemented with only five pins.
  • FIG. 7 illustrates a schematic diagram of a first alternate embodiment of a buck converter according to the present invention.
  • the circuit illustrated in FIG. 7 utilizes a resistor R30, an operational amplifier U10 and a capacitor C30.
  • a first terminal of the resistor R30 is coupled to the node Vx.
  • a second terminal of the resistor R30 is coupled to a first terminal of the capacitor C30 and to an inverting input of the operational amplifier U10.
  • a non-inverting input of the operational amplifier U10 is coupled to a reference voltage VREF3.
  • An output of the operational amplifier U10 is coupled to a second terminal of the capacitor C30 and to the non-inverting input of the comparator U6.
  • the amplifier U10 reduces the voltage VEAO3 formed at the second terminal of the capacitor C20. Conversely, at times when the signal applied to the inverting input of the amplifier U10 is lower than the reference voltage VREF3, the amplifier U10 increases the voltage VEAO3 at the second terminal of the capacitor C20.
  • the reference voltage VREF3 is representative of a desired output voltage level. Therefore, the voltage VEAO3 is representative of an average difference between the voltage at the node Vx and the reference voltage VREF3 over time. Accordingly, the voltage VEAO3 is representative of a difference between the output voltage at the node Vout and the desired output voltage level.
  • the signal VEAO3 is compared to the periodic ramp signal VRAMP2 by the comparator U6 for forming the switch control signal VSC2.
  • the polarities of the inputs of the operational amplifier U10 can be reversed along with the polarities of the inputs of the comparator U6 to achieve the objects of the present invention. Further, it will be apparent that the operational amplifier U10 can be replaced with an internally compensated amplifier. In which case, the capacitor C30 can be a compensation element internal to the amplifier and need not be a separate element.
  • FIG. 8 illustrates a schematic diagram of a second alternate embodiment of a buck converter according to the present invention.
  • Like circuit elements performing like functions are identified with the same reference numerals.
  • FIG. 8 illustrates a reset input R of a flip-flop U13 coupled to the output of the comparator U6.
  • an oscillator U12 provides a ramp signal VRAMP3 and a clock signal VCLK.
  • the clock signal VCLK is coupled to a set input S of the flip-flop U13.
  • An output Q of the flip-flop U13 is coupled to control the switch S10 and to the input of the inverter U8.
  • An output of the inverter U8 is coupled to control the switch S20.
  • the inverter U8 can be omitted and a Q output of the flip-flop U 13 can be coupled to control the switch S20.
  • the polarities of the inputs of the transconductance amplifier U5 can be reversed along with the polarities of the inputs of the comparator U6, the output of the comparator U6 can be coupled to the set S input of the flip-flop U13, and the clock signal VCLK can be coupled to the reset input R of the flip-flop U13, to achieve the objects of the present invention.
  • FIG. 9 illustrates a schematic diagram of the oscillator circuit U12 illustrated in FIG. 8.
  • a supply voltage node VCC is coupled to a first terminal of a current source I1.
  • a second terminal of the current source I1 is coupled to a first terminal of a capacitor C3, to a collector of an npn bipolar transistor Q1 and to a non-inverting input of an hysteretic comparator U15, forming a node VRAMP3.
  • a second terminal of the capacitor C3 and an emitter of the transistor Q1 are coupled to the ground node.
  • a base of the transistor Q1 is coupled to an output of the comparator U15, forming a node VCLK.
  • a reference voltage level VREF4 is coupled to an inverting input of the comparator U15.
  • the level of voltage at the node VREF4 is higher than the ground level and represents a maximum amplitude for the signal formed at the node VRAMP3.
  • the output of the comparator U15 is a logical high voltage
  • the transistor Q1 is turned on, bringing the voltage level at the node VRAMP3 to near the ground level. This causes the output of the comparator U15 to fall to a logical low voltage. Because the comparator U15 is hysteretic, its output does not fall until the capacitor C3 has discharged. Then, the current source I1 begins charging the capacitor C3 with a current, causing the voltage at the node VRAMP3 to rise such that it has a positive slope that is substantially linear. When the voltage at the node VRAMP3 rises above the reference voltage VREF4, the output of the comparator U15 rises to a logical high voltage, turning the transistor Q1 on again, and the cycle repeats.
  • the oscillator U12 differs from the oscillator U7 illustrated in FIG. 4 in that in FIG. 4, the clock signal is not required.
  • the signal VRAMP3 generated by the oscillator U12 is designed to be identical to the signal VRAMP2 illustrated in FIG. 5. Note, however, that other oscillator circuits can be utilized to achieve the present invention. For example, an oscillator can be utilized that generates a periodic ramp signal having a negative slope over each period as opposed to the signal VRAMP2 or VRAMP3 which has a positive slope over each period.
  • the clock signal VCLK sets the Q output of the flip-flop U13 to a logical high voltage, closing the switch S10 and opening the switch S20.
  • the signal VRAMP3 begins to rise, but while it is still lower than the signal VEAO2, the output of the comparator U6 is low which maintains the Q output of the flip-flop U13 at a logical high voltage.
  • the output of the comparator becomes a logical low voltage, resetting the flip-flop U13 such that the Q output is a logical low voltage. This opens the switch S10 and closes the switch S20. Then, upon a next clock pulse of the clock signal VCLK, the Q output is set to a logical high voltage and the cycle repeats.
  • FIG. 10 illustrates a schematic diagram of a third alternate embodiment of a buck converter according to the present invention.
  • FIG. 10 illustrates a first terminal of a capacitor C4 coupled to the node Vx.
  • a second terminal of the capacitor C4 is coupled to a first terminal of a speaker, forming a node AUDIO OUT.
  • a second terminal of the speaker is coupled to the ground node.
  • a first terminal of a capacitor C5 is coupled to an AUDIO IN node.
  • a second terminal of the capacitor C5 is coupled to the inverting input of the comparator U5, to a first terminal of a resistor R40 and to a first terminal of a resistor R50.
  • a second terminal of the resistor R40 is coupled to a reference voltage VREF5.
  • a second terminal of the resistor R50 is coupled to the ground node.
  • the buck converter functions as a power amplifier because a load coupled to the output node AUDIO OUT can draw current in excess of that supplied by the source of the variable signal.
  • a power amplifier can be implemented in an integrated circuit having only four pins; a first pin for the supply node Vin; a second pin for the ground node GND; a third pin for the node Vx; and a fourth pin for the node AUDIO IN.
  • the buck converter according to the present invention can sink current as well as source current. This is necessary for powering the speaker because the speaker is AC coupled to the buck converter through the capacitor C4.
  • the power amplifier can amplify an audio signal by applying the audio signal to the node AUDIO IN with a speaker coupled to the output node.
  • the power amplifier can control a motor coupled to the output node Vo. In such case the motor speed is adjusted by adjusting the level of the voltage applied to the non-inverting input of the transconductance amplifier U5.
  • FIG. 10 it will be apparent that the polarities of the inputs of the transconductance amplifier U5 can be reversed along with the inputs of the comparator U6. Further, the transconductance amplifier U5 can be replaced with another type of amplifier, such as an operational amplifier, with appropriate compensation, as illustrated in FIG. 7.

Abstract

A circuit for providing a regulated output voltage from a buck converter without directly monitoring the output voltage. The buck converter includes a switch having a first terminal coupled to a supply voltage and a second terminal coupled to a first terminal of an inductor and to a first terminal of a resistive divider. A second terminal of the inductor is coupled to a first capacitor for forming the output voltage across the first capacitor. A voltage formed by the resistive divider is applied to an inverting input of a transconductance amplifier, while a reference voltage is applied to a non-inverting input of the transconductance amplifier. An output of the transconductance amplifier is coupled to a second capacitor for forming an error signal across the second capacitor. The error signal is representative of a difference between the output voltage and a desired output voltage because an average of the voltage formed by the resistive divider is representative of the output voltage. The error signal is compared to a periodic ramp signal by a comparator for forming a switch control signal. Therefore, circuit regulates the output voltage in a feedback loop by monitoring a voltage on the first terminal of the inductor rather than directly monitoring the output voltage. When the circuit is implemented in an integrated circuit package, this results in a savings of one pin. In another aspect, a variable signal is added to, or replaces, the reference voltage such that the circuit functions as a power amplifier.

Description

FIELD OF THE INVENTION
The invention relates to the field of buck converters. More particularly, the invention relates to buck converters having an output voltage regulated in a closed feedback loop without directly monitoring the output voltage.
BACKGROUND OF THE INVENTION
In a typical buck regulator, the output voltage is regulated by monitoring a level of the output voltage, comparing that monitored level to a predetermined desired level and developing a response to that comparison to minimize a difference between the monitored level and the predetermined desired level. FIG. 1 illustrates a typical buck converter circuit for providing a regulated output voltage. Referring to FIG. 1, a supply voltage node Vs is coupled to a first terminal of a switch S1. A second terminal of the switch S1 is coupled to a first terminal of a switch S2 and to a first terminal of an inductor L. A second terminal of the inductor L is coupled to a first terminal of a capacitor C1, forming an output node Vo, and to a first terminal of a resistor RI. A second terminal of the switch S2 and a second terminal of the capacitor C1 are coupled to a ground node. A load RL can be coupled across the capacitor C1.
A second terminal of the resistor RI is coupled to a first terminal of a resistor R2 and to an inverting input of an amplifier U1. A second terminal of the resistor R2 is coupled to the ground node. A reference voltage VREF1 is coupled to a non-inverting input of the amplifier U1. An output of the amplifier U1 forms an error signal VEAO1 which is coupled to a non-inverting input of a comparator U2. A oscillator U3 generates a periodic ramp signal VRAMP1 having a fixed frequency which is coupled to an inverting input of the comparator U2. An output of the comparator U2 forms a signal VSC1 which is coupled to control the switch S1. The signal VSC1 is inverted by an inverter U4 for controlling the switch S2.
FIG. 2 illustrates a timing diagram for the signal VRAMP1 and the signal VEAO1. FIG. 3 illustrates a timing diagram for the signal VSC1. Referring to FIGS. 1-3, when the signal VSC1 is logical high voltage, the switch S1 is closed and the switch S2 is open. When the switches S1 and S2 are in this condition, a current from the supply node Vs charges the inductor L with energy. When the signal VSC1 is a logical low voltage, the switch S1 is open and the switch S2 is closed. Therefore, energy stored in the inductor L is transferred to the capacitor C1. By alternately closing and opening the switches S1 and S2 in this manner, an output voltage can be formed across the capacitor C1 which can be applied to the load RL. The amount of energy stored in the inductor L and transferred to the capacitor C1 can be controlled by adjusting the time period during which the switch S1 is closed.
A resistive divider comprising the resistors R1 and R2 forms a voltage that is a portion of the output voltage across the capacitor C1. A difference between the reference voltage VREF1 and the voltage formed by the resistive divider is amplified by the amplifier U1, forming the error signal VEAO1. The error signal VEAO1 is compared to the ramp signal VRAMP1 by the comparator U2, forming the signal VSC1. Accordingly, if the voltage across the capacitor C1 increases, the signal VEAO1 decreases. This reduces the duty cycle of the signal S1 such that the amount of energy transferred to the capacitor C1 is reduced, thereby reducing the voltage across the capacitor C1. If the voltage across the capacitor C1 decreases, the signal VEAO1 increases. This increases the duty cycle of the signal S1 such that the amount of energy transferred to the capacitor C1 is increased, thereby increasing the voltage across the capacitor C1. Therefore, the output voltage at the node Vo is regulated in a feedback loop to remain at a constant level.
Because the duty cycle of the signal VSC1 is controlled by monitoring the output voltage, a feedback path, such as through the resistive divider, is required to be coupled to the output node Vo. When such a circuit is implemented in an integrated circuit, this feedback path requires a dedicated pin of the integrated circuit package. The size and cost of an integrated circuit, however, increases as the number of pins increases. Further, the inductor L and capacitor C1 in the feedback loop can contribute to instability of the feedback loop. Additional components can be required to counteract this effect. It is therefore desired to provide a regulated output voltage without requiring a feedback path coupled to the output node Vo.
SUMMARY OF THE INVENTION
The invention is a circuit for providing a regulated output voltage from a buck converter without directly monitoring the output voltage. The buck converter includes a first switch having a first terminal coupled to a supply voltage node. A second terminal of the first switch is coupled to a first terminal of a second switch, to a first terminal of an inductor and to a first terminal of a resistive divider. A second terminal of the inductor is coupled to a first terminal of a first capacitor. A second terminal of the second switch, a second terminal of the resistive divider and a second terminal of the first capacitor are coupled to a ground node.
When a switch control signal causes the first switch to be closed and the second switch to be open, a current from the supply node charges the inductor with energy. The amount of energy stored in the inductor can be controlled by adjusting the time period during which the first switch is closed. When the first switch is open and the second switch is closed, the energy stored in the inductor is transferred to the first capacitor. By alternately opening and closing the switches at appropriate times, a desired output voltage can be formed across the first capacitor.
A voltage formed by the resistive divider is applied to a non-inverting input of a transconductance amplifier, while a predetermined reference voltage is applied to an inverting input of the transconductance amplifier. An output of the transconductance amplifier is coupled to charge a second capacitor for forming an error signal across the second capacitor. The error signal is representative of a difference between the actual output voltage and a desired output voltage because an average of the voltage formed by the resistive divider is representative of the output voltage. The error signal is compared to a periodic ramp signal by a comparator for forming the switch control signal.
If the voltage formed across the second capacitor increases, this is representative of a decrease in the output voltage. Therefore, the duty cycle of the switch control signal is increased. If the voltage formed across the second capacitor decreases, this is representative of an increase in the output voltage. Therefore, the duty cycle of the switch control signal is decreased. Accordingly, the circuit regulates the output voltage in a feedback loop without directly monitoring the output voltage. Rather, a voltage on the first terminal of the inductor is monitored and signal representative of a time average of this voltage is formed. When the circuit is implemented in an integrated circuit package, this results in a savings of one pin. Further, because the inductor and the first capacitor are not in the feedback loop, they do not adversely affect the stability of the feedback loop.
In another aspect of the invention, a variable signal is added to, or replaces, the predetermined reference voltage. Because the output voltage responds to the variable signal, the circuit functions as a power amplifier. In an exemplary application, the variable signal can be an audio signal while a speaker can be coupled to the output node as a load for reproducing sounds associated with the audio signal.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates a prior art buck converter circuit for providing a regulated output voltage.
FIG. 2 illustrates a timing diagram for the signal VRAMP1 and the signal VEAO1 of the circuit illustrated in FIG. 1.
FIG. 3 illustrates a timing diagram for the signal VSC1 of the circuit illustrated in FIG. 1.
FIG. 4 illustrates a buck converter circuit according to the present invention.
FIG. 5 illustrates a timing diagram for the signal VRAMP2 and the signal VEAO2 of the circuit illustrated in FIG. 4.
FIG. 6 illustrates a timing diagram for the signal VSC2 of the circuit illustrated in FIG. 4.
FIG. 7 illustrates a schematic diagram of a first alternate embodiment of a buck converter according to the present invention.
FIG. 8 illustrates a schematic diagram of a second alternate embodiment of a buck converter according to the present invention.
FIG. 9 illustrates a schematic diagram of the oscillator circuit illustrated in FIG. 8.
FIG. 10 illustrates a schematic diagram of a third alternate embodiment of a buck converter according to the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
FIG. 4 illustrates a buck converter circuit according to the present invention. Referring to FIG. 4, a voltage supply node Vin is coupled to a first terminal of a switch S10. A second terminal of the switch S10 is coupled to a first terminal of a switch S20, to a first terminal of a resistor R10 and to a first terminal of an inductor L10, forming a node Vx. A second terminal of the resistor R10 is coupled to a first terminal of a resistor R20 and to an inverting input of a transconductance amplifier U5. A second terminal of the inductor L10 is coupled to a first terminal of a capacitor C10. A second terminal of the switch S20, a second terminal of the resistor R20 and a second terminal of a capacitor C10 are coupled to the ground node. A load RL10 can be coupled across the capacitor C10.
A predetermined reference voltage VREF2 is coupled to a non-inverting input of the transconductance amplifier U5. An output of the transconductance amplifier U5 forms an error signal VEAO2 and is coupled to a first terminal of a capacitor C20 and to a non-inverting input of a comparator U6. A second terminal of the capacitor C20 is coupled to the ground node. An oscillator U7 forms a periodic ramp signal VRAMP2 which is coupled to an inverting input of the comparator U6. An output of the comparator U6 forms a switch control signal VSC2 and is coupled to control the switch S10 and to an input of an inverter U8. An output of the inverter U8 is coupled to control the switch S20.
The switches S10 and S20 are controlled by the switch control signal VSC2 such that when the switch control signal VSC2 is a logical high voltage, the switch S10 is in a closed condition and the switch S20 is in an open condition. When the switch control signal VSC2 is a logical low voltage, the switch S10 is in an open condition and the switch S20 is in a closed condition. It will be apparent that the switch S20 could be replaced with a diode having its anode coupled to the ground node and its cathode coupled to the node Vx. It will also be apparent that each of the switches S10 and S20 can be a bipolar transistor, a field effect transistor or a mechanical switch.
When the switch S10 is closed, the switch S20 is open and current from a supply coupled to the supply node Vin charges the inductor L10 with energy. Within limits, the amount of energy stored in the inductor L10 can be controlled by adjusting the time during which the switch S10 is held closed and the switch S20 is held open. At an appropriate time, the switch S10 can be opened and the switch S20 closed such that the energy stored in the inductor L10 is transferred to the capacitor C10, forming a voltage across the capacitor C10. By alternately opening and closing the switches S10 and S20 at appropriate times, the voltage across the capacitor C10 can be regulated.
The output voltage at the node Vout is approximately equal to the voltage at the input node Vin multiplied by the duty cycle of the switch control signal VSC2. For example, if the voltage at the input node Vin is 10 volts and the duty cycle of the switch control signal VSC2 is 75%, such that the switch S10 is closed 75% of the time, the output voltage at the node Vout will be 75% of the voltage at the input node Vin, or 7.5 volts. Therefore, the output voltage at the node Vout is approximately equal to an average of the voltage at the node Vx over time.
The resistive divider forms a signal that is a portion of the voltage at the node Vx. This signal is applied to the inverting input of the transconductance amplifier U5. At times when the signal formed by the resistive divider is greater than the reference voltage VREF2, the transconductance amplifier U5 draws a current from the capacitor C20 that is proportional to the difference between the voltage formed by the resistive divider and the voltage VREF2. Conversely, at times when the signal applied to the inverting input of the transconductance amplifier U5 is lower than the reference voltage VREF2, the transconductance amplifier charges the capacitor C20 with a current that is proportional to the difference between the voltage formed by the resistive divider and the voltage VREF2.
The reference voltage VREF2 is representative of a desired output voltage level. Therefore, the voltage VEA02 across the capacitor C20 is representative of an average difference between the voltage at the node Vx and the reference voltage VREF2 over time. Accordingly, the voltage VEA02 across the capacitor C20 is representative of a difference between the output voltage at the node Vout and the desired output voltage level.
The signal VEA02 is compared to a periodic ramp signal VRAMP2 by the comparator U6 for forming the switch control signal VSC2. FIG. 5 illustrates a timing diagram for the signal VEA02 and the signal VRAMP2. Preferably, the ramp signal VRAMP2 has a fixed frequency in the range of approximately 50 kHz to 500 kHz. FIG. 6 illustrates a timing diagram for the switch control signal VSC2. Referring to FIGS. 4-6, when the average voltage at the node Vx decreases, indicating a decrease in the output voltage at the node Vout, the voltage VEA02 across the capacitor C20 increases. This results in an increase in the duty cycle for the switch control signal VSC2 such that the switch S10 remains closed longer. Because the switch S10 is closed longer, more energy is transferred to the capacitor C10 thereby increasing the output voltage at the node Vout. When the average voltage at the node Vx increases, indicating an increase in the output voltage at the node Vout, the voltage VEAO2 across the capacitor C20 decreases. This results in a decrease in the duty cycle for the switch control signal VSC2 such that the switch S10 remains closed for a shorter time. Because the switch S10 is closed for a shorter time, less energy is transferred to the capacitor C10 thereby allowing the output voltage at the node Vout to decrease. Therefore, by controlling an average voltage at the node Vx in a closed feedback loop, the output voltage at the node Vout is regulated in a closed feedback loop without directly monitoring the output voltage.
It will be apparent that the polarities of the inputs of the transconductance amplifier U5 can be reversed along with the polarities of the inputs of the comparator U6 to achieve the objects of the present invention.
The output voltage at the node Vout will generally be somewhat lower than the voltage at the input node Vin multiplied by the duty cycle of the switch control signal VSC2 due to losses. For example, the on-resistance of the switch S10 and resistance of the inductor L10 will result in the output voltage being somewhat lower than expected. These losses, however, can be compensated for by adjusting the level of the predetermined reference voltage VREF2.
Because the voltage at the node Vx, rather than the output voltage at the node Vout, is monitored for regulating the output voltage, when a circuit for controlling a buck converter according to the present invention is implemented in an integrated circuit package, a pin is not required for coupling circuits internal to the integrated circuit to monitor the output voltage. Therefore, as illustrated by the dotted line in FIG. 4, an integrated circuit U9 can be implemented to include the switches S10 and S20 and a circuit for controlling the average voltage at the node Vx in a closed loop, such as the transconductance amplifier U5, the capacitor C20, the comparator U6, the oscillator U7 and the inverter U8. The inductor L10 and the capacitor C10 can be external to the integrated circuit U9. The resistors R10 and R20 are preferably formed as part of the integrated circuit U9, but could be discrete components external to the integrated circuit U9 or could be a potentiometer. Accordingly, the integrated circuit U9 requires only three pins; a first pin for the supply node Vin, a second pin for the ground node GND and a third pin for the node Vx.
Alternately, the elements inside the dotted line can be implemented in an integrated circuit that includes other circuits and functions. In such a case, the other circuits would require a pin for a voltage supply and a pin for ground, in addition to any other pins for receiving or transmitting signals. Therefore, the addition of the buck converter controller according to the present invention to such an integrated circuit would only require one additional pin for coupling the node Vx to an external inductor, as illustrated in FIG. 4.
By duplicating circuits internal to the integrated circuit U9, multiple regulated outputs can be provided by increasing the number of pins by only one for each additional regulated output. For example, an integrated circuit having two regulated outputs can be implemented with only four pins and an integrated circuit having three regulated outputs can be implemented with only five pins.
FIG. 7 illustrates a schematic diagram of a first alternate embodiment of a buck converter according to the present invention. Like circuit elements performing like functions are identified with the same reference numerals. Rather than utilizing the resistors R10 and R20, the transconductance amplifier U5 and the capacitor C20, as in FIG. 4, the circuit illustrated in FIG. 7 utilizes a resistor R30, an operational amplifier U10 and a capacitor C30. A first terminal of the resistor R30 is coupled to the node Vx. A second terminal of the resistor R30 is coupled to a first terminal of the capacitor C30 and to an inverting input of the operational amplifier U10. A non-inverting input of the operational amplifier U10 is coupled to a reference voltage VREF3. An output of the operational amplifier U10 is coupled to a second terminal of the capacitor C30 and to the non-inverting input of the comparator U6.
At times when the signal applied to the inverting input of the amplifier U10 is greater than the reference voltage VREF3, the amplifier U10 reduces the voltage VEAO3 formed at the second terminal of the capacitor C20. Conversely, at times when the signal applied to the inverting input of the amplifier U10 is lower than the reference voltage VREF3, the amplifier U10 increases the voltage VEAO3 at the second terminal of the capacitor C20. The reference voltage VREF3 is representative of a desired output voltage level. Therefore, the voltage VEAO3 is representative of an average difference between the voltage at the node Vx and the reference voltage VREF3 over time. Accordingly, the voltage VEAO3 is representative of a difference between the output voltage at the node Vout and the desired output voltage level. The signal VEAO3 is compared to the periodic ramp signal VRAMP2 by the comparator U6 for forming the switch control signal VSC2.
It will be apparent that the polarities of the inputs of the operational amplifier U10 can be reversed along with the polarities of the inputs of the comparator U6 to achieve the objects of the present invention. Further, it will be apparent that the operational amplifier U10 can be replaced with an internally compensated amplifier. In which case, the capacitor C30 can be a compensation element internal to the amplifier and need not be a separate element.
FIG. 8 illustrates a schematic diagram of a second alternate embodiment of a buck converter according to the present invention. Like circuit elements performing like functions are identified with the same reference numerals. Rather than having the output of the comparator U6 coupled directly to the switch S10 and to the inverter U8 as in FIG. 4, FIG. 8 illustrates a reset input R of a flip-flop U13 coupled to the output of the comparator U6. In addition, an oscillator U12 provides a ramp signal VRAMP3 and a clock signal VCLK. The clock signal VCLK is coupled to a set input S of the flip-flop U13. An output Q of the flip-flop U13 is coupled to control the switch S10 and to the input of the inverter U8. An output of the inverter U8 is coupled to control the switch S20.
Alternately, the inverter U8 can be omitted and a Q output of the flip-flop U 13 can be coupled to control the switch S20. In addition, it will be apparent that the polarities of the inputs of the transconductance amplifier U5 can be reversed along with the polarities of the inputs of the comparator U6, the output of the comparator U6 can be coupled to the set S input of the flip-flop U13, and the clock signal VCLK can be coupled to the reset input R of the flip-flop U13, to achieve the objects of the present invention.
FIG. 9 illustrates a schematic diagram of the oscillator circuit U12 illustrated in FIG. 8. A supply voltage node VCC is coupled to a first terminal of a current source I1. A second terminal of the current source I1 is coupled to a first terminal of a capacitor C3, to a collector of an npn bipolar transistor Q1 and to a non-inverting input of an hysteretic comparator U15, forming a node VRAMP3. A second terminal of the capacitor C3 and an emitter of the transistor Q1 are coupled to the ground node. A base of the transistor Q1 is coupled to an output of the comparator U15, forming a node VCLK. A reference voltage level VREF4 is coupled to an inverting input of the comparator U15.
The level of voltage at the node VREF4 is higher than the ground level and represents a maximum amplitude for the signal formed at the node VRAMP3. When the output of the comparator U15 is a logical high voltage, the transistor Q1 is turned on, bringing the voltage level at the node VRAMP3 to near the ground level. This causes the output of the comparator U15 to fall to a logical low voltage. Because the comparator U15 is hysteretic, its output does not fall until the capacitor C3 has discharged. Then, the current source I1 begins charging the capacitor C3 with a current, causing the voltage at the node VRAMP3 to rise such that it has a positive slope that is substantially linear. When the voltage at the node VRAMP3 rises above the reference voltage VREF4, the output of the comparator U15 rises to a logical high voltage, turning the transistor Q1 on again, and the cycle repeats.
The oscillator U12 differs from the oscillator U7 illustrated in FIG. 4 in that in FIG. 4, the clock signal is not required. The signal VRAMP3 generated by the oscillator U12 is designed to be identical to the signal VRAMP2 illustrated in FIG. 5. Note, however, that other oscillator circuits can be utilized to achieve the present invention. For example, an oscillator can be utilized that generates a periodic ramp signal having a negative slope over each period as opposed to the signal VRAMP2 or VRAMP3 which has a positive slope over each period.
Referring to FIG. 8, the clock signal VCLK sets the Q output of the flip-flop U13 to a logical high voltage, closing the switch S10 and opening the switch S20. The signal VRAMP3 begins to rise, but while it is still lower than the signal VEAO2, the output of the comparator U6 is low which maintains the Q output of the flip-flop U13 at a logical high voltage. When the signal VRAMP3 exceeds the level of the signal VEAO2, the output of the comparator becomes a logical low voltage, resetting the flip-flop U13 such that the Q output is a logical low voltage. This opens the switch S10 and closes the switch S20. Then, upon a next clock pulse of the clock signal VCLK, the Q output is set to a logical high voltage and the cycle repeats.
FIG. 10 illustrates a schematic diagram of a third alternate embodiment of a buck converter according to the present invention. Rather than having an inductor L10, capacitor C10 and load resistance RL1O as in FIG. 4, FIG. 10 illustrates a first terminal of a capacitor C4 coupled to the node Vx. A second terminal of the capacitor C4 is coupled to a first terminal of a speaker, forming a node AUDIO OUT. A second terminal of the speaker is coupled to the ground node. In addition, a first terminal of a capacitor C5 is coupled to an AUDIO IN node. A second terminal of the capacitor C5 is coupled to the inverting input of the comparator U5, to a first terminal of a resistor R40 and to a first terminal of a resistor R50. A second terminal of the resistor R40 is coupled to a reference voltage VREF5. A second terminal of the resistor R50 is coupled to the ground node.
When a variable signal is applied to the node AUDIO IN, the output voltage at the node AUDIO OUT is representative of the variable signal. Therefore, the buck converter functions as a power amplifier because a load coupled to the output node AUDIO OUT can draw current in excess of that supplied by the source of the variable signal. Such a power amplifier can be implemented in an integrated circuit having only four pins; a first pin for the supply node Vin; a second pin for the ground node GND; a third pin for the node Vx; and a fourth pin for the node AUDIO IN.
Note the buck converter according to the present invention can sink current as well as source current. This is necessary for powering the speaker because the speaker is AC coupled to the buck converter through the capacitor C4. The power amplifier can amplify an audio signal by applying the audio signal to the node AUDIO IN with a speaker coupled to the output node. Alternately, the power amplifier can control a motor coupled to the output node Vo. In such case the motor speed is adjusted by adjusting the level of the voltage applied to the non-inverting input of the transconductance amplifier U5. Other applications for this aspect of the invention will be apparent. In FIG. 10, it will be apparent that the polarities of the inputs of the transconductance amplifier U5 can be reversed along with the inputs of the comparator U6. Further, the transconductance amplifier U5 can be replaced with another type of amplifier, such as an operational amplifier, with appropriate compensation, as illustrated in FIG. 7.
The present invention has been described in terms of specific embodiments incorporating details to facilitate the understanding of the principles of construction and operation of the invention. Such reference herein to specific embodiments and details thereof is not intended to limit the scope of the claims appended hereto. It will be apparent to those skilled in the art that modifications may be made in the embodiment chosen for illustration without departing from the spirit and scope of the invention.

Claims (42)

What is claimed is:
1. A method of supplying power to a load device comprising the steps of:
a. drawing power from a supply for forming an output voltage wherein the step of drawing power comprises alternately raising a first terminal of a first energy storage element to a first voltage level for charging the first energy storage element and lowering the first terminal of the first energy storage element to a second voltage level for discharging the first energy storage element into a second energy storage element coupled to a second terminal of the first energy storage element thereby forming the output voltage across the second energy storage element, wherein the first voltage level is higher than the output voltage level and the output voltage level is higher than the second voltage level; and
b. forming an error signal that is representative of a difference between a desired output voltage and an average of a voltage level on the first terminal of the first energy storage element for controlling the step of drawing power from the supply.
2. The method according to claim 1 wherein the desired output voltage is constant.
3. The method according to claim 1 wherein the desired output voltage is variable.
4. The method according to claim 1 wherein the step of forming the error signal comprises a step of charging a third energy storage element with a current wherein the current is representative of a difference between the voltage level on the first terminal of the first energy storage element and the desired output voltage and wherein the error signal is a voltage level across the third energy storage element.
5. The method according to claim a 1 wherein the step of forming the error signal comprises a step of charging a capacitor with a current wherein the current is representative of a difference between the voltage level on the first terminal of the first energy storage element and the desired output voltage and wherein the error signal is a voltage level across the capacitor.
6. The method according to claim 4 further comprising a step of comparing the error signal to a ramp signal for forming a switch control signal wherein a duty cycle of the switch control signal affects the output voltage level.
7. An apparatus for drawing power from an input source and supplying a voltage to a load device, comprising:
a. a first energy storage element having a first terminal and a second terminal;
b. a switch for controlling charging of the first energy storage element with a current and discharging the first energy storage element wherein the switch is coupled to the first terminal of the first energy storage element;
c. a second energy storage element coupled to the second terminal of the first energy storage element; and
d. means for forming an error signal coupled to the first terminal of the first energy storage element.
8. The apparatus according to claim 7 wherein the switch and the means for forming are implemented in an integrated circuit package having three pins wherein a first pin is coupled to a first terminal of the switch, a second pin is coupled to a second terminal of the switch and a third pin is coupled to a ground node.
9. The apparatus according to claim 7 further comprising means for comparing the error signal to a periodic ramp signal for controlling a duty cycle of the switch, the means for comparing coupled to the means for forming.
10. The apparatus according to claim 7 wherein the first energy storage element comprises an inductor and the second energy storage element comprises a capacitor.
11. The apparatus according to claim 7 wherein the first energy storage element comprises a capacitor and the second energy storage element comprises an inductor.
12. The apparatus according to claim 11 further comprising an audio speaker coupled to the inductor.
13. The apparatus according to claim 11 further comprising an electric motor coupled to the inductor.
14. The apparatus according to claim 7 wherein the means for forming comprises:
a. an amplifier having a first input terminal, a second input terminal and an output terminal wherein the first input terminal of the amplifier is coupled to the first terminal of the first energy storage element and the second input terminal of the amplifier is coupled to receive a first signal;
b. a third energy storage element coupled to the output of the amplifier.
15. The apparatus according to claim 14 further comprising a comparator having a first input terminal, a second input terminal and an output terminal wherein the first input terminal of the comparator is coupled to the first terminal of the third energy storage element and the second input terminal of the comparator is coupled to receive a second signal and wherein the output terminal of the comparator is coupled to control the first switch.
16. The apparatus according to claim 14 wherein the switch and the means for forming are implemented in an integrated circuit package having four pins wherein a first pin is coupled to a first terminal of the switch, a second pin is coupled to a second terminal of the switch, a third pin is coupled to a ground node and a fourth pin is coupled to the second input terminal of the amplifier.
17. The apparatus according to claim 15 wherein the second signal is a periodic ramp signal.
18. An apparatus for drawing power from an input source and supplying a voltage to a load device, comprising:
a. a first switch having a first terminal and a second terminal wherein the first terminal is coupled to receive a supply voltage;
b. a first energy storage element having a first terminal and a second terminal wherein a first terminal of the first energy storage element is coupled to the second terminal of the first switch;
c. a second switch having a first terminal and a second terminal wherein the first terminal of the second switch is coupled to the first terminal of the first energy storage element and the second terminal of the second switch is coupled to a ground node;
d. a second energy storage element having a first terminal and a second terminal wherein the first terminal of the second energy storage element is coupled to the second terminal of the first energy storage element and the second terminal of the second energy storage element is coupled to the ground node;
e. a voltage monitoring circuit coupled to the first terminal of the first energy storage element and coupled to control the first switch based upon a time average of a voltage at the first terminal of the first energy storage element.
19. The apparatus according to claim 18 wherein the first switch, the second switch and the voltage monitoring circuit are implemented in an integrated circuit package having three pins wherein a first pin is coupled to the first terminal of the first switch, a second pin is coupled to the second terminal of the first switch and a third pin is coupled to the second terminal of the second switch.
20. The apparatus according to claim 18 wherein the voltage monitoring circuit comprises:
a. an amplifier having a first input terminal, a second input terminal and an output terminal wherein the first input terminal of the amplifier is coupled to the first terminal of the first energy storage element and the second input terminal of the amplifier is coupled to receive a first signal;
b. a third energy storage element coupled to the output of the amplifier;
c. a comparator having a first input terminal, a second input terminal and an output terminal wherein the first input terminal of the comparator is coupled to the first terminal of the third energy storage element and the second input terminal of the comparator is coupled to receive a second signal and wherein the output terminal of the comparator is coupled to control the first switch.
21. The apparatus according to claim 18 wherein the voltage monitoring circuit is coupled to control the second switch.
22. The apparatus according to claim 18 wherein the first energy storage element comprises an inductor and the second energy storage element comprises a capacitor.
23. The apparatus according to claim 18 wherein the first energy storage element comprises a capacitor and the second energy storage element comprises an inductor.
24. The apparatus according to claim 23 further comprising an audio speaker coupled to the inductor.
25. The apparatus according to claim 23 further comprising an electric motor coupled to the inductor.
26. The apparatus according to claim 20 wherein the first signal is a predetermined reference signal.
27. The apparatus according to claim 20 wherein the first signal is a variable signal.
28. The apparatus according to claim 20 wherein the first signal is a combined predetermined reference signal and a variable signal.
29. The apparatus according to claim 20 wherein the switch and the means for forming are implemented in an integrated circuit package having four pins wherein a first pin is coupled to the first terminal of the first switch, a second pin is coupled to the second terminal of the first switch, a third pin is coupled to the second terminal of the second switch and a fourth pin is coupled to the second input terminal of the amplifier.
30. The apparatus according to claim 20 wherein the second signal is a periodic ramp signal.
31. A method of supplying power to a load device comprising the steps of:
a. drawing power from a supply for forming an output voltage wherein the step of drawing power comprises alternately raising a first terminal of a inductor to a first voltage level for charging the inductor and lowering the first terminal of the inductor to a second voltage level for discharging the inductor into a first capacitor coupled to a second terminal of the inductor thereby forming the output voltage across the first capacitor, wherein the first voltage level is higher than the output voltage level and the output voltage level is higher than the second voltage level; and
b. forming an error signal that is representative of a difference between a desired output voltage and an average of a voltage level on the first terminal of the inductor for controlling the step of drawing power from the supply.
32. The method according to claim 31 wherein the desired output voltage is constant.
33. The method according to claim 31 wherein the desired output voltage is variable.
34. The method according to claim 31 wherein the step of forming the error signal further comprises a step of charging a second capacitor with a current wherein the current is representative of a difference between the voltage level on the first terminal of the inductor and the desired output voltage and wherein the error signal is a voltage level across the second capacitor.
35. The method according to claim 34 further comprising a step of comparing the error signal to a ramp signal for forming a switch control signal wherein a duty cycle of the switch control signal affects the output voltage level.
36. A method of supplying power to a load device comprising the steps of:
a. drawing power from a supply for forming an output voltage wherein the step of drawing power comprises alternately raising a first terminal of a first capacitor to a first voltage level for charging the first capacitor and lowering the first terminal of the first capacitor to a second voltage level for discharging the first capacitor into an inductor coupled to a second terminal of the first capacitor thereby forming the output voltage across the inductor, wherein the first voltage level is higher than the output voltage level and the output voltage level is higher than the second voltage level; and
b. forming an error signal that is representative of a difference between a desired output voltage and an average of a voltage level on the first terminal of the first capacitor for controlling the step of drawing power from the supply.
37. The method according to claim 36 wherein the desired output voltage is constant.
38. The method according to claim 36 wherein the desired output voltage is variable.
39. The method according to claim 36 further comprising a step of driving an audio speaker with the output voltage.
40. The method according to claim 36 further comprising a step of driving an electric motor with the output voltage.
41. The method according to claim 36 wherein the step of forming the error signal further comprises a step of charging a second capacitor with a current wherein the current is representative of a difference between the voltage level on the first terminal of the first capacitor and the desired output voltage and wherein the error signal is a voltage level across the second capacitor.
42. The method according to claim 41 further comprising a step of comparing the error signal to a ramp signal for forming a switch control signal wherein a duty cycle of the switch control signal affects the output voltage level.
US08/763,472 1996-12-11 1996-12-11 Three-pin buck converter and four-pin power amplifier having closed loop output voltage control Expired - Lifetime US5818207A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/763,472 US5818207A (en) 1996-12-11 1996-12-11 Three-pin buck converter and four-pin power amplifier having closed loop output voltage control

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/763,472 US5818207A (en) 1996-12-11 1996-12-11 Three-pin buck converter and four-pin power amplifier having closed loop output voltage control

Publications (1)

Publication Number Publication Date
US5818207A true US5818207A (en) 1998-10-06

Family

ID=25067919

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/763,472 Expired - Lifetime US5818207A (en) 1996-12-11 1996-12-11 Three-pin buck converter and four-pin power amplifier having closed loop output voltage control

Country Status (1)

Country Link
US (1) US5818207A (en)

Cited By (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5929618A (en) * 1998-06-04 1999-07-27 Lucent Technologies Inc. System and method for synchronizing and interleaving power modules
WO2000026733A1 (en) * 1998-10-29 2000-05-11 Methode Electronics, Inc. Automobile dashboard light control
US6140863A (en) * 1997-06-17 2000-10-31 Seiko Epson Corporation Power-generation detection circuit for use in an electronic device and power-generation detection method and power consumption control method for use in connection therewith
US6147478A (en) * 1999-09-17 2000-11-14 Texas Instruments Incorporated Hysteretic regulator and control method having switching frequency independent from output filter
US6198265B1 (en) * 1998-06-19 2001-03-06 Unisem, Inc. Fixed frequency switching regulator with improved dynamic response
US6344980B1 (en) 1999-01-14 2002-02-05 Fairchild Semiconductor Corporation Universal pulse width modulating power converter
US6420861B2 (en) * 2000-05-22 2002-07-16 Texas Instruments Incorporated Switching regulator drive signal circuit responsive to rapid power source changes for stable output voltage
US6452366B1 (en) 2000-02-11 2002-09-17 Champion Microelectronic Corp. Low power mode and feedback arrangement for a switching power converter
US6492794B2 (en) 2001-03-30 2002-12-10 Champion Microelectronic Corp. Technique for limiting current through a reactive element in a voltage converter
US6531854B2 (en) 2001-03-30 2003-03-11 Champion Microelectronic Corp. Power factor correction circuit arrangement
US6674272B2 (en) 2001-06-21 2004-01-06 Champion Microelectronic Corp. Current limiting technique for a switching power converter
US6677734B2 (en) 2001-03-29 2004-01-13 Autoliv Asp, Inc. Non-inverting dual voltage regulation set point power supply using a single inductor for restraint control module
US20040174152A1 (en) * 2003-03-04 2004-09-09 Hwang Jeffrey H. Pulse-skipping switching power converter
US20040263124A1 (en) * 2003-06-30 2004-12-30 Sony Electronics Inc. System and method for reducing external battery capacity requirement for a wireless card
US20060120122A1 (en) * 2000-10-26 2006-06-08 Laszlo Lipcsei DC-to-DC converter with improved transient response
US7106038B1 (en) * 2004-07-15 2006-09-12 National Semiconductor Corporation Increased output range and decreased gain variation PWM circuit and method
US20060208789A1 (en) * 2005-03-15 2006-09-21 Sanken Electric Co., Ltd. Switching power source device
WO2007023403A2 (en) * 2005-08-24 2007-03-01 Nxp B.V. Linear transconductor for a one-cycle controller, notably for a dc-dc switching converter
US20070057934A1 (en) * 2005-09-13 2007-03-15 Xuan-Ce Jia Voltage-converting circuit for adjusting output voltages
US20070263415A1 (en) * 2006-02-14 2007-11-15 Arian Jansen Two terminals quasi resonant tank circuit
US20080018270A1 (en) * 2006-06-30 2008-01-24 Daniel Bickey Method and apparatus for increasing the run time of an electric cart
US7336056B1 (en) * 2007-01-04 2008-02-26 Rf Micro Devices, Inc. Switching power converter that supports both a boost mode of operation and a buck mode of operation using a common duty-cycle timing signal
US20080074095A1 (en) * 2006-09-25 2008-03-27 Telefus Mark D Bi-directional regulator
US20080224681A1 (en) * 2002-11-12 2008-09-18 O2Micro, Inc. Controller for a DC to DC Converter
US20080238600A1 (en) * 2007-03-29 2008-10-02 Olson Bruce D Method of producing a multi-turn coil from folded flexible circuitry
US20080238389A1 (en) * 2007-03-29 2008-10-02 Mark Telefus Primary only control quasi resonant convertor
US20080238379A1 (en) * 2007-03-29 2008-10-02 Mark Telefus Pulse frequency to voltage conversion
US20080239760A1 (en) * 2007-03-29 2008-10-02 Mark Telefus Primary only constant voltage/constant current (CVCC) control in quasi resonant convertor
US20090079528A1 (en) * 2007-09-25 2009-03-26 Flextronics Ap, Llc Thermally enhanced magnetic transformer
US20090290385A1 (en) * 2008-05-21 2009-11-26 Flextronics Ap, Llc Resonant power factor correction converter
US20090290384A1 (en) * 2008-05-21 2009-11-26 Flextronics, Ap, Llc High power factor isolated buck-type power factor correction converter
US20090295531A1 (en) * 2008-05-28 2009-12-03 Arturo Silva Optimized litz wire
US7705672B1 (en) 2007-02-12 2010-04-27 Manuel De Jesus Rodriguez Buck converters as power amplifier
US20100127737A1 (en) * 2008-11-21 2010-05-27 Flextronics Ap, Llc Variable PFC and grid-tied bus voltage control
US20100289466A1 (en) * 2009-05-15 2010-11-18 Flextronics Ap, Llc Closed loop negative feedback system with low frequency modulated gain
US20100327836A1 (en) * 2008-03-24 2010-12-30 Gang Li Controllers for dc to dc converters
US7978489B1 (en) 2007-08-03 2011-07-12 Flextronics Ap, Llc Integrated power converters
US20110170325A1 (en) * 2010-01-14 2011-07-14 Flextronics Ap, Llc Line switcher for power converters
US20110203840A1 (en) * 2010-02-23 2011-08-25 Flextronics Ap, Llc Test point design for a high speed bus
CN102315773A (en) * 2010-07-02 2012-01-11 成都芯源系统有限公司 Device and method of switch converter
US8279646B1 (en) 2007-12-14 2012-10-02 Flextronics Ap, Llc Coordinated power sequencing to limit inrush currents and ensure optimum filtering
US8488340B2 (en) 2010-08-27 2013-07-16 Flextronics Ap, Llc Power converter with boost-buck-buck configuration utilizing an intermediate power regulating circuit
US8494468B1 (en) 2012-01-27 2013-07-23 Research In Motion Limited Mobile wireless communications device including sensing transistor and hysteretic comparator and related methods
US8964413B2 (en) 2010-04-22 2015-02-24 Flextronics Ap, Llc Two stage resonant converter enabling soft-switching in an isolated stage
US9117991B1 (en) 2012-02-10 2015-08-25 Flextronics Ap, Llc Use of flexible circuits incorporating a heat spreading layer and the rigidizing specific areas within such a construction by creating stiffening structures within said circuits by either folding, bending, forming or combinations thereof
US9549463B1 (en) 2014-05-16 2017-01-17 Multek Technologies, Ltd. Rigid to flexible PC transition
US9661743B1 (en) 2013-12-09 2017-05-23 Multek Technologies, Ltd. Flexible circuit board and method of fabricating
US9723713B1 (en) 2014-05-16 2017-08-01 Multek Technologies, Ltd. Flexible printed circuit board hinge
US9862561B2 (en) 2012-12-03 2018-01-09 Flextronics Ap, Llc Driving board folding machine and method of using a driving board folding machine to fold a flexible circuit
US10154583B1 (en) 2015-03-27 2018-12-11 Flex Ltd Mechanical strain reduction on flexible and rigid-flexible circuits
CN112398334A (en) * 2019-08-14 2021-02-23 飞虹高科股份有限公司 Voltage-reducing integrated circuit
US20210099162A1 (en) * 2018-06-26 2021-04-01 Stmicroelectronics (Rousset) Sas Circuit and method for cyclic activation of an electronic function
CN112671237A (en) * 2021-03-17 2021-04-16 四川蕊源集成电路科技有限公司 Circuit structure and method for improving response of current mode BUCK type direct current converter

Citations (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3294981A (en) * 1962-08-15 1966-12-27 Bose Corp Signal translation employing two-state techniques
US3603809A (en) * 1969-01-11 1971-09-07 Nippon Musical Instruments Mfg Frequency-divided sawtooth wave generating circuit
US3660753A (en) * 1970-12-21 1972-05-02 Bell Telephone Labor Inc Self-oscillating switching regulator with frequency regulation through hysteretic control of the switching control trigger circuit
US3883756A (en) * 1973-12-27 1975-05-13 Burroughs Corp Pulse generator with automatic timing adjustment for constant duty cycle
US4311954A (en) * 1979-04-09 1982-01-19 Organisation Europeenne De Recherches Spatiales Electric modulator apparatus with synchronized conductance control mode
US4392103A (en) * 1980-06-10 1983-07-05 Organisation Europeenne De Recherches Spatiales Current sensing regulator
US4407588A (en) * 1980-08-20 1983-10-04 Omron Tateisi Electronics Co. Electronic oscillation counting timer
US4422138A (en) * 1981-12-11 1983-12-20 General Electric Company Power supply for low-voltage load
US4437146A (en) * 1982-08-09 1984-03-13 Pacific Electro Dynamics, Inc. Boost power supply having power factor correction circuit
US4454558A (en) * 1981-07-31 1984-06-12 U.S. Philips Corporation Solenoid drive circuit
US4456872A (en) * 1969-10-27 1984-06-26 Bose Corporation Current controlled two-state modulation
US4529927A (en) * 1983-10-07 1985-07-16 Agence Spatiale Europeenne Apparatus for the control of a switched power regulator
US4651231A (en) * 1984-09-13 1987-03-17 Reference Technology, Inc. Timing system for laser disc having digital information
US4672303A (en) * 1986-08-28 1987-06-09 International Business Machines Corporation Inductor current control circuit
US4672518A (en) * 1986-07-30 1987-06-09 American Telephone And Telegraph Co., At&T Bell Labs Current mode control arrangement with load dependent ramp signal added to sensed current waveform
US4674020A (en) * 1985-12-13 1987-06-16 Siliconix Incorporated Power supply having dual ramp control circuit
US4677366A (en) * 1986-05-12 1987-06-30 Pioneer Research, Inc. Unity power factor power supply
US4691159A (en) * 1985-08-30 1987-09-01 Hughes Aircraft Company Partial shunt switching limiter for a spacecraft solar-panel or like power-source array
US4731574A (en) * 1983-11-15 1988-03-15 Sgs-Ates Deutschland Halbleiter Bauelemente Gmbh Series voltage regulator with limited current consumption at low input voltages
US4736151A (en) * 1986-12-23 1988-04-05 Sundstrand Corporation Bi-directional buck/boost DC/DC converter
US4761725A (en) * 1986-08-01 1988-08-02 Unisys Corporation Digitally controlled A.C. to D.C. power conditioner
US4837495A (en) * 1987-10-13 1989-06-06 Astec U.S.A. (Hk) Limited Current mode converter with controlled slope compensation
US4841220A (en) * 1987-09-23 1989-06-20 Tabisz Wojciech A Dc-to-Dc converters using multi-resonant switches
US4845420A (en) * 1987-10-02 1989-07-04 Diesel Kiki Co., Ltd. Drive circuit device for inductive load
US4920309A (en) * 1989-03-24 1990-04-24 National Semiconductor Corporation Error amplifier for use with parallel operated autonomous current or voltage regulators using transconductance type power amplifiers
US4929882A (en) * 1987-06-23 1990-05-29 National Semiconductor Corporation Apparatus for converting DC to DC having non-feed back variable hysteretic current-mode control for maintaining approximately constant frequency
US4941080A (en) * 1988-09-16 1990-07-10 U.S. Philips Corporation Full wave rectifier circuit
US4940929A (en) * 1989-06-23 1990-07-10 Apollo Computer, Inc. AC to DC converter with unity power factor
US4947309A (en) * 1986-12-09 1990-08-07 Ragnar Jonsson Method and means for controlling a bridge circuit
US4975823A (en) * 1987-09-30 1990-12-04 Deutsche Thomson-Brandt Gmbh Switched power supply with current mode regulation
US5028861A (en) * 1989-05-24 1991-07-02 Motorola, Inc. Strobed DC-DC converter with current regulation
US5034873A (en) * 1988-09-29 1991-07-23 Siemens Aktiengesellschaft Circuit configuration for a fixed-frequency blocking oscillator converter switching power supply
US5138249A (en) * 1990-06-08 1992-08-11 Alcatel Espace Circuit for regulating a parameter by means of a bidirectional current structure
US5146399A (en) * 1989-08-14 1992-09-08 Jeff Gucyski Switching power apparatus having high factor and comprising pair of converter for obtaining fixed or variable output voltage
US5278490A (en) * 1990-09-04 1994-01-11 California Institute Of Technology One-cycle controlled switching circuit
US5359281A (en) * 1992-06-08 1994-10-25 Motorola, Inc. Quick-start and overvoltage protection for a switching regulator circuit
US5397976A (en) * 1993-09-28 1995-03-14 Space Systems/Loral, Inc. Control system for voltage controlled bilateral current source
US5412308A (en) * 1994-01-06 1995-05-02 Hewlett-Packard Corporation Dual voltage power supply
US5414341A (en) * 1993-12-07 1995-05-09 Benchmarq Microelectronics, Inc. DC-DC converter operable in an asyncronous or syncronous or linear mode
US5434767A (en) * 1994-01-10 1995-07-18 University Of Central Florida Power converter possessing zero-voltage switching and output isolation
US5440473A (en) * 1993-09-17 1995-08-08 Toko, Inc. AC-DC converter
US5450000A (en) * 1994-02-14 1995-09-12 Unity Power Corporation Using hall device for controlling current in a switchmode circuit
US5457621A (en) * 1992-02-21 1995-10-10 Abb Power T&D Company Inc. Switching power supply having voltage blocking clamp
US5457622A (en) * 1992-10-02 1995-10-10 Toko, Inc. AC-DC converter
US5461302A (en) * 1993-11-30 1995-10-24 At&T Corp. Modulated snubber driver for active snubber network
US5477132A (en) * 1992-01-10 1995-12-19 Space Systems/Loral, Inc. Multi-sectioned power converter having current-sharing controller
US5479089A (en) * 1994-12-21 1995-12-26 Hughes Aircraft Company Power converter apparatus having instantaneous commutation switching system
US5481178A (en) * 1993-03-23 1996-01-02 Linear Technology Corporation Control circuit and method for maintaining high efficiency over broad current ranges in a switching regulator circuit
US5485361A (en) * 1991-03-11 1996-01-16 Sokal; Nathan O. Flyback charging with current mode controlled flyback converter
US5491445A (en) * 1994-07-05 1996-02-13 Delco Electronics Corporation Booster power converter having accelerated transient boost response
US5502370A (en) * 1994-09-06 1996-03-26 Motorola, Inc. Power factor control circuit having a boost current for increasing a speed of a voltage control loop and method therefor
US5532577A (en) * 1994-04-01 1996-07-02 Maxim Integrated Products, Inc. Method and apparatus for multiple output regulation in a step-down switching regulator
US5552695A (en) * 1994-03-22 1996-09-03 Linear Technology Corporation Synchronously rectified buck-flyback DC to DC power converter
US5565761A (en) * 1994-09-02 1996-10-15 Micro Linear Corp Synchronous switching cascade connected offline PFC-PWM combination power converter controller
US5568041A (en) * 1995-02-09 1996-10-22 Magnetek, Inc. Low-cost power factor correction circuit and method for electronic ballasts
US5570276A (en) * 1993-11-15 1996-10-29 Optimun Power Conversion, Inc. Switching converter with open-loop input voltage regulation on primary side and closed-loop load regulation on secondary side
US5592071A (en) * 1995-01-11 1997-01-07 Dell Usa, L.P. Method and apparatus for self-regeneration synchronous regulator
US5592128A (en) * 1995-03-30 1997-01-07 Micro Linear Corporation Oscillator for generating a varying amplitude feed forward PFC modulation ramp
US5610502A (en) * 1995-08-24 1997-03-11 Delco Electronics Corp. Boost power supply with clock period compensation
US5617306A (en) * 1995-03-02 1997-04-01 The Regents Of The University Of California One cycle control of bipolar switching power amplifiers
US5627460A (en) * 1994-12-28 1997-05-06 Unitrode Corporation DC/DC converter having a bootstrapped high side driver
US5691889A (en) * 1995-12-13 1997-11-25 Unitrode Corporation Controller having feed-forward and synchronization features

Patent Citations (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3294981A (en) * 1962-08-15 1966-12-27 Bose Corp Signal translation employing two-state techniques
US3603809A (en) * 1969-01-11 1971-09-07 Nippon Musical Instruments Mfg Frequency-divided sawtooth wave generating circuit
US4456872A (en) * 1969-10-27 1984-06-26 Bose Corporation Current controlled two-state modulation
US3660753A (en) * 1970-12-21 1972-05-02 Bell Telephone Labor Inc Self-oscillating switching regulator with frequency regulation through hysteretic control of the switching control trigger circuit
US3883756A (en) * 1973-12-27 1975-05-13 Burroughs Corp Pulse generator with automatic timing adjustment for constant duty cycle
US4311954A (en) * 1979-04-09 1982-01-19 Organisation Europeenne De Recherches Spatiales Electric modulator apparatus with synchronized conductance control mode
US4392103A (en) * 1980-06-10 1983-07-05 Organisation Europeenne De Recherches Spatiales Current sensing regulator
US4407588A (en) * 1980-08-20 1983-10-04 Omron Tateisi Electronics Co. Electronic oscillation counting timer
US4454558A (en) * 1981-07-31 1984-06-12 U.S. Philips Corporation Solenoid drive circuit
US4422138A (en) * 1981-12-11 1983-12-20 General Electric Company Power supply for low-voltage load
US4437146A (en) * 1982-08-09 1984-03-13 Pacific Electro Dynamics, Inc. Boost power supply having power factor correction circuit
US4529927A (en) * 1983-10-07 1985-07-16 Agence Spatiale Europeenne Apparatus for the control of a switched power regulator
US4731574A (en) * 1983-11-15 1988-03-15 Sgs-Ates Deutschland Halbleiter Bauelemente Gmbh Series voltage regulator with limited current consumption at low input voltages
US4651231A (en) * 1984-09-13 1987-03-17 Reference Technology, Inc. Timing system for laser disc having digital information
US4691159A (en) * 1985-08-30 1987-09-01 Hughes Aircraft Company Partial shunt switching limiter for a spacecraft solar-panel or like power-source array
US4674020A (en) * 1985-12-13 1987-06-16 Siliconix Incorporated Power supply having dual ramp control circuit
US4677366A (en) * 1986-05-12 1987-06-30 Pioneer Research, Inc. Unity power factor power supply
US4672518A (en) * 1986-07-30 1987-06-09 American Telephone And Telegraph Co., At&T Bell Labs Current mode control arrangement with load dependent ramp signal added to sensed current waveform
US4761725A (en) * 1986-08-01 1988-08-02 Unisys Corporation Digitally controlled A.C. to D.C. power conditioner
US4672303A (en) * 1986-08-28 1987-06-09 International Business Machines Corporation Inductor current control circuit
US4947309A (en) * 1986-12-09 1990-08-07 Ragnar Jonsson Method and means for controlling a bridge circuit
US4736151A (en) * 1986-12-23 1988-04-05 Sundstrand Corporation Bi-directional buck/boost DC/DC converter
US4929882A (en) * 1987-06-23 1990-05-29 National Semiconductor Corporation Apparatus for converting DC to DC having non-feed back variable hysteretic current-mode control for maintaining approximately constant frequency
US4841220A (en) * 1987-09-23 1989-06-20 Tabisz Wojciech A Dc-to-Dc converters using multi-resonant switches
US4975823A (en) * 1987-09-30 1990-12-04 Deutsche Thomson-Brandt Gmbh Switched power supply with current mode regulation
US4845420A (en) * 1987-10-02 1989-07-04 Diesel Kiki Co., Ltd. Drive circuit device for inductive load
US4837495A (en) * 1987-10-13 1989-06-06 Astec U.S.A. (Hk) Limited Current mode converter with controlled slope compensation
US4941080A (en) * 1988-09-16 1990-07-10 U.S. Philips Corporation Full wave rectifier circuit
US5034873A (en) * 1988-09-29 1991-07-23 Siemens Aktiengesellschaft Circuit configuration for a fixed-frequency blocking oscillator converter switching power supply
US4920309A (en) * 1989-03-24 1990-04-24 National Semiconductor Corporation Error amplifier for use with parallel operated autonomous current or voltage regulators using transconductance type power amplifiers
US5028861A (en) * 1989-05-24 1991-07-02 Motorola, Inc. Strobed DC-DC converter with current regulation
US4940929A (en) * 1989-06-23 1990-07-10 Apollo Computer, Inc. AC to DC converter with unity power factor
US5146399A (en) * 1989-08-14 1992-09-08 Jeff Gucyski Switching power apparatus having high factor and comprising pair of converter for obtaining fixed or variable output voltage
US5138249A (en) * 1990-06-08 1992-08-11 Alcatel Espace Circuit for regulating a parameter by means of a bidirectional current structure
US5278490A (en) * 1990-09-04 1994-01-11 California Institute Of Technology One-cycle controlled switching circuit
US5485361A (en) * 1991-03-11 1996-01-16 Sokal; Nathan O. Flyback charging with current mode controlled flyback converter
US5477132A (en) * 1992-01-10 1995-12-19 Space Systems/Loral, Inc. Multi-sectioned power converter having current-sharing controller
US5457621A (en) * 1992-02-21 1995-10-10 Abb Power T&D Company Inc. Switching power supply having voltage blocking clamp
US5359281A (en) * 1992-06-08 1994-10-25 Motorola, Inc. Quick-start and overvoltage protection for a switching regulator circuit
US5457622A (en) * 1992-10-02 1995-10-10 Toko, Inc. AC-DC converter
US5481178A (en) * 1993-03-23 1996-01-02 Linear Technology Corporation Control circuit and method for maintaining high efficiency over broad current ranges in a switching regulator circuit
US5440473A (en) * 1993-09-17 1995-08-08 Toko, Inc. AC-DC converter
US5397976A (en) * 1993-09-28 1995-03-14 Space Systems/Loral, Inc. Control system for voltage controlled bilateral current source
US5570276A (en) * 1993-11-15 1996-10-29 Optimun Power Conversion, Inc. Switching converter with open-loop input voltage regulation on primary side and closed-loop load regulation on secondary side
US5461302A (en) * 1993-11-30 1995-10-24 At&T Corp. Modulated snubber driver for active snubber network
US5414341A (en) * 1993-12-07 1995-05-09 Benchmarq Microelectronics, Inc. DC-DC converter operable in an asyncronous or syncronous or linear mode
US5412308A (en) * 1994-01-06 1995-05-02 Hewlett-Packard Corporation Dual voltage power supply
US5434767A (en) * 1994-01-10 1995-07-18 University Of Central Florida Power converter possessing zero-voltage switching and output isolation
US5450000A (en) * 1994-02-14 1995-09-12 Unity Power Corporation Using hall device for controlling current in a switchmode circuit
US5552695A (en) * 1994-03-22 1996-09-03 Linear Technology Corporation Synchronously rectified buck-flyback DC to DC power converter
US5532577A (en) * 1994-04-01 1996-07-02 Maxim Integrated Products, Inc. Method and apparatus for multiple output regulation in a step-down switching regulator
US5491445A (en) * 1994-07-05 1996-02-13 Delco Electronics Corporation Booster power converter having accelerated transient boost response
US5565761A (en) * 1994-09-02 1996-10-15 Micro Linear Corp Synchronous switching cascade connected offline PFC-PWM combination power converter controller
US5502370A (en) * 1994-09-06 1996-03-26 Motorola, Inc. Power factor control circuit having a boost current for increasing a speed of a voltage control loop and method therefor
US5479089A (en) * 1994-12-21 1995-12-26 Hughes Aircraft Company Power converter apparatus having instantaneous commutation switching system
US5627460A (en) * 1994-12-28 1997-05-06 Unitrode Corporation DC/DC converter having a bootstrapped high side driver
US5592071A (en) * 1995-01-11 1997-01-07 Dell Usa, L.P. Method and apparatus for self-regeneration synchronous regulator
US5568041A (en) * 1995-02-09 1996-10-22 Magnetek, Inc. Low-cost power factor correction circuit and method for electronic ballasts
US5617306A (en) * 1995-03-02 1997-04-01 The Regents Of The University Of California One cycle control of bipolar switching power amplifiers
US5592128A (en) * 1995-03-30 1997-01-07 Micro Linear Corporation Oscillator for generating a varying amplitude feed forward PFC modulation ramp
US5610502A (en) * 1995-08-24 1997-03-11 Delco Electronics Corp. Boost power supply with clock period compensation
US5691889A (en) * 1995-12-13 1997-11-25 Unitrode Corporation Controller having feed-forward and synchronization features

Non-Patent Citations (42)

* Cited by examiner, † Cited by third party
Title
"11. Variable Frequency Converters", K. Kit Sum, pp. 96-97, 134-135, 1993.
"3.3V/5V/Adjustable Output, Step-Up, DC-DC Converters", Maxim Integrated Products, pp. 1-8, 1993.
"Analysis of the Flyback Converter Operating in Current-Mode Pulse-Frequency Modulation", Urs Mader and K. Kit Sum, Micro Linear Corporation, Apr. 17, 1994.
"Application Note 16--Theory and Application of the ML4821 Average Current Mode PFC Controller," Micro Linear Corporation, Jan. 1992.
"CD 54/74 HC 4046A Technical Data," RCA, (no date).
"Designing with hysteretic current-mode control", Gedaly Levin and Kieran O'Malley, Cherry Semi-Conductor Corp., EDN, pp. 95-96, 98, 100-102, Apr. 28, 1994.
"Low-Voltage-Input, 3V/3.3V/5V/Adjustable-Output, Step-Up DC-DC Converters", Maxim Integrated Products, pp. 4-189 to 4-191 (no date).
"LT1073 Micropower DC-DC Converter Adjustable and Fixed 5V, 12V", Linear Technology, pp. 4-174 to 4-189, 4-192, (no date).
"ML 4823 High Frequency Power Supply Controller," Micro Linear Corporation, Dec. 1994.
"ML 4880 Portable PC/PCMCIA Power Controller (Preliminary)", Micro Linear Corporation, Oct. 1995.
"ML4821 Power Factor Controller," Micro Linear Corporation, Jun. 1992.
"ML4861 Low Voltage Boost Regulator", Micro Linear Corporation, Jun. 1993.
"ML4863 High Efficiency Battery Pack Converter (Preliminary)", Micro Linear Corporation, Jun. 1994.
"ML4863 High Efficiency Flyback Controller", Micro Linear Corporation, Feb. 1995.
"ML4863EVAL User's Guide High Efficiency Flyback Controller", Micro Linear Corporation, Feb. 1995.
"Nonlinear-Carrier Control for High Power Factor Boost Rectifiers," D. Maksimovic, Y. Jang, R. Erikson, Applied Power Electronics Conf., pp. 635-641, 1995.
"Nonlinear-Carrier Control for High Power Factor Rectifiers Based On Flyback, Cuk, or Sepic Converters," R. Zane and D. Maksimovic, Applied Power Electronics Conf., pp. 814-820, 1996.
"Off-Line And One-Cell IC Converters Up Efficiency", Frank Goodenough, Electronic Design, pp. 55-56, 58, 60, 62-64, Jun. 27, 1994.
"Small-Signal High-Frequency Analysis Of The Free-Running Current-Mode-Controlled Converter", Richard Redl, pp. 897-906, IEEE, 1991.
"Step-Up/Step Down Converters Power Small Portable Systems", Bruce D. Moore, EDN, pp. 79-84, Feb. 3, 1994.
"System-Engineered Portable Power Supplies Marry Improved Efficiency And Lower Cost", Bruce D. Moore, Maxim Integrated Products (no date).
11. Variable Frequency Converters , K. Kit Sum, pp. 96 97, 134 135, 1993. *
3.3V/5V/Adjustable Output, Step Up, DC DC Converters , Maxim Integrated Products, pp. 1 8, 1993. *
Analysis of the Flyback Converter Operating in Current Mode Pulse Frequency Modulation , Urs Mader and K. Kit Sum, Micro Linear Corporation, Apr. 17, 1994. *
Application Note 16 Theory and Application of the ML4821 Average Current Mode PFC Controller, Micro Linear Corporation, Jan. 1992. *
CD 54/74 HC 4046A Technical Data, RCA, (no date). *
Designing with hysteretic current mode control , Gedaly Levin and Kieran O Malley, Cherry Semi Conductor Corp., EDN, pp. 95 96, 98, 100 102, Apr. 28, 1994. *
Low Voltage Input, 3V/3.3V/5V/Adjustable Output, Step Up DC DC Converters , Maxim Integrated Products, pp. 4 189 to 4 191 (no date). *
LT1073 Micropower DC DC Converter Adjustable and Fixed 5V, 12V , Linear Technology, pp. 4 174 to 4 189, 4 192, (no date). *
ML 4823 High Frequency Power Supply Controller, Micro Linear Corporation, Dec. 1994. *
ML 4880 Portable PC/PCMCIA Power Controller (Preliminary) , Micro Linear Corporation, Oct. 1995. *
ML4821 Power Factor Controller, Micro Linear Corporation, Jun. 1992. *
ML4861 Low Voltage Boost Regulator , Micro Linear Corporation, Jun. 1993. *
ML4863 High Efficiency Battery Pack Converter (Preliminary) , Micro Linear Corporation, Jun. 1994. *
ML4863 High Efficiency Flyback Controller , Micro Linear Corporation, Feb. 1995. *
ML4863EVAL User s Guide High Efficiency Flyback Controller , Micro Linear Corporation, Feb. 1995. *
Nonlinear Carrier Control for High Power Factor Boost Rectifiers, D. Maksimovic, Y. Jang, R. Erikson, Applied Power Electronics Conf., pp. 635 641, 1995. *
Nonlinear Carrier Control for High Power Factor Rectifiers Based On Flyback, Cuk, or Sepic Converters, R. Zane and D. Maksimovic, Applied Power Electronics Conf., pp. 814 820, 1996. *
Off Line And One Cell IC Converters Up Efficiency , Frank Goodenough, Electronic Design, pp. 55 56, 58, 60, 62 64, Jun. 27, 1994. *
Small Signal High Frequency Analysis Of The Free Running Current Mode Controlled Converter , Richard Redl, pp. 897 906, IEEE, 1991. *
Step Up/Step Down Converters Power Small Portable Systems , Bruce D. Moore, EDN, pp. 79 84, Feb. 3, 1994. *
System Engineered Portable Power Supplies Marry Improved Efficiency And Lower Cost , Bruce D. Moore, Maxim Integrated Products (no date). *

Cited By (94)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6140863A (en) * 1997-06-17 2000-10-31 Seiko Epson Corporation Power-generation detection circuit for use in an electronic device and power-generation detection method and power consumption control method for use in connection therewith
US5929618A (en) * 1998-06-04 1999-07-27 Lucent Technologies Inc. System and method for synchronizing and interleaving power modules
US6198265B1 (en) * 1998-06-19 2001-03-06 Unisem, Inc. Fixed frequency switching regulator with improved dynamic response
GB2358973A (en) * 1998-10-29 2001-08-08 Methode Electronics Inc Automobile dashboard light control
US6107787A (en) * 1998-10-29 2000-08-22 Methode Electronics, Inc. Automobile dashboard light control
WO2000026733A1 (en) * 1998-10-29 2000-05-11 Methode Electronics, Inc. Automobile dashboard light control
GB2358973B (en) * 1998-10-29 2003-09-03 Methode Electronics Inc Automobile dashboard light control
US6344980B1 (en) 1999-01-14 2002-02-05 Fairchild Semiconductor Corporation Universal pulse width modulating power converter
US6469914B1 (en) 1999-01-14 2002-10-22 Fairchild Semiconductor Corporation Universal pulse width modulating power converter
US6147478A (en) * 1999-09-17 2000-11-14 Texas Instruments Incorporated Hysteretic regulator and control method having switching frequency independent from output filter
US6541944B2 (en) 2000-02-11 2003-04-01 Champion Microelectronic Corp. Low power mode and feedback arrangement for a switching power converter
US6452366B1 (en) 2000-02-11 2002-09-17 Champion Microelectronic Corp. Low power mode and feedback arrangement for a switching power converter
US6483281B2 (en) 2000-02-11 2002-11-19 Champion Microelectronic Corporation Low power mode and feedback arrangement for a switching power converter
US6605930B2 (en) 2000-02-11 2003-08-12 Champion Microelectronic Corp. Low power mode and feedback arrangement for a switching power converter
US6420861B2 (en) * 2000-05-22 2002-07-16 Texas Instruments Incorporated Switching regulator drive signal circuit responsive to rapid power source changes for stable output voltage
US20060120122A1 (en) * 2000-10-26 2006-06-08 Laszlo Lipcsei DC-to-DC converter with improved transient response
US7471533B2 (en) * 2000-10-26 2008-12-30 O2Micro International Limited DC-to-DC converter with improved transient response
US6677734B2 (en) 2001-03-29 2004-01-13 Autoliv Asp, Inc. Non-inverting dual voltage regulation set point power supply using a single inductor for restraint control module
US6492794B2 (en) 2001-03-30 2002-12-10 Champion Microelectronic Corp. Technique for limiting current through a reactive element in a voltage converter
US6671143B2 (en) 2001-03-30 2003-12-30 Champion Microelectronic Corp. Technique for limiting current through a reactive element in a voltage converter
US6531854B2 (en) 2001-03-30 2003-03-11 Champion Microelectronic Corp. Power factor correction circuit arrangement
US6674272B2 (en) 2001-06-21 2004-01-06 Champion Microelectronic Corp. Current limiting technique for a switching power converter
US6737845B2 (en) 2001-06-21 2004-05-18 Champion Microelectronic Corp. Current inrush limiting and bleed resistor current inhibiting in a switching power converter
US20080224681A1 (en) * 2002-11-12 2008-09-18 O2Micro, Inc. Controller for a DC to DC Converter
US20040174152A1 (en) * 2003-03-04 2004-09-09 Hwang Jeffrey H. Pulse-skipping switching power converter
US20040263124A1 (en) * 2003-06-30 2004-12-30 Sony Electronics Inc. System and method for reducing external battery capacity requirement for a wireless card
US6998816B2 (en) 2003-06-30 2006-02-14 Sony Electronics Inc. System and method for reducing external battery capacity requirement for a wireless card
US7106038B1 (en) * 2004-07-15 2006-09-12 National Semiconductor Corporation Increased output range and decreased gain variation PWM circuit and method
US20060208789A1 (en) * 2005-03-15 2006-09-21 Sanken Electric Co., Ltd. Switching power source device
US7391631B2 (en) * 2005-03-15 2008-06-24 Sanken Electric Co., Ltd. Switching power source device
WO2007023403A3 (en) * 2005-08-24 2007-11-01 Nxp Bv Linear transconductor for a one-cycle controller, notably for a dc-dc switching converter
CN101248574B (en) * 2005-08-24 2012-05-09 Nxp股份有限公司 Linear transconductor for a one-cycle controller, notably for a DC-DC switching converter
WO2007023403A2 (en) * 2005-08-24 2007-03-01 Nxp B.V. Linear transconductor for a one-cycle controller, notably for a dc-dc switching converter
US20090051340A1 (en) * 2005-08-24 2009-02-26 Nxp B.V. Linear transconductor for a one-cycle controller, notably for a dc-dc switching converter
US20070057934A1 (en) * 2005-09-13 2007-03-15 Xuan-Ce Jia Voltage-converting circuit for adjusting output voltages
US20100067276A1 (en) * 2006-02-14 2010-03-18 Flextronics Ap, Llc Two terminals quasi resonant tank circuit
US7924577B2 (en) 2006-02-14 2011-04-12 Flextronics Ap, Llc Two terminals quasi resonant tank circuit
US20100061123A1 (en) * 2006-02-14 2010-03-11 Flextronics Ap, Llc Two terminals quasi resonant tank circuit
US20070263415A1 (en) * 2006-02-14 2007-11-15 Arian Jansen Two terminals quasi resonant tank circuit
US7924578B2 (en) 2006-02-14 2011-04-12 Flextronics Ap, Llc Two terminals quasi resonant tank circuit
US7764515B2 (en) 2006-02-14 2010-07-27 Flextronics Ap, Llc Two terminals quasi resonant tank circuit
US8330408B2 (en) * 2006-06-30 2012-12-11 Daniel Bickey Method and apparatus for increasing the run time of an electric cart
US8502490B2 (en) 2006-06-30 2013-08-06 Daniel Bickey Method and apparatus for increasing the run time of an electric cart
US20080018270A1 (en) * 2006-06-30 2008-01-24 Daniel Bickey Method and apparatus for increasing the run time of an electric cart
US8223522B2 (en) 2006-09-25 2012-07-17 Flextronics Ap, Llc Bi-directional regulator for regulating power
US20080074095A1 (en) * 2006-09-25 2008-03-27 Telefus Mark D Bi-directional regulator
CN101636702B (en) * 2006-09-25 2014-03-05 弗莱克斯电子有限责任公司 Bi-directional regulator
US7336056B1 (en) * 2007-01-04 2008-02-26 Rf Micro Devices, Inc. Switching power converter that supports both a boost mode of operation and a buck mode of operation using a common duty-cycle timing signal
US7705672B1 (en) 2007-02-12 2010-04-27 Manuel De Jesus Rodriguez Buck converters as power amplifier
US8387234B2 (en) 2007-03-29 2013-03-05 Flextronics Ap, Llc Multi-turn coil device
US20110050381A1 (en) * 2007-03-29 2011-03-03 Flextronics Ap, Llc Method of producing a multi-turn coil from folded flexible circuitry
US7760519B2 (en) 2007-03-29 2010-07-20 Flextronics Ap, Llc Primary only control quasi resonant convertor
US20080238389A1 (en) * 2007-03-29 2008-10-02 Mark Telefus Primary only control quasi resonant convertor
US7830676B2 (en) 2007-03-29 2010-11-09 Flextronics Ap, Llc Primary only constant voltage/constant current (CVCC) control in quasi resonant convertor
US20080238600A1 (en) * 2007-03-29 2008-10-02 Olson Bruce D Method of producing a multi-turn coil from folded flexible circuitry
US8191241B2 (en) 2007-03-29 2012-06-05 Flextronics Ap, Llc Method of producing a multi-turn coil from folded flexible circuitry
US7755914B2 (en) 2007-03-29 2010-07-13 Flextronics Ap, Llc Pulse frequency to voltage conversion
US20080238379A1 (en) * 2007-03-29 2008-10-02 Mark Telefus Pulse frequency to voltage conversion
US20080239760A1 (en) * 2007-03-29 2008-10-02 Mark Telefus Primary only constant voltage/constant current (CVCC) control in quasi resonant convertor
US7978489B1 (en) 2007-08-03 2011-07-12 Flextronics Ap, Llc Integrated power converters
US20090079528A1 (en) * 2007-09-25 2009-03-26 Flextronics Ap, Llc Thermally enhanced magnetic transformer
US7920039B2 (en) 2007-09-25 2011-04-05 Flextronics Ap, Llc Thermally enhanced magnetic transformer
US8279646B1 (en) 2007-12-14 2012-10-02 Flextronics Ap, Llc Coordinated power sequencing to limit inrush currents and ensure optimum filtering
US9059632B2 (en) * 2008-03-24 2015-06-16 O2Micro, Inc. Controllers for DC to DC converters
US20100327836A1 (en) * 2008-03-24 2010-12-30 Gang Li Controllers for dc to dc converters
US8693213B2 (en) 2008-05-21 2014-04-08 Flextronics Ap, Llc Resonant power factor correction converter
US8102678B2 (en) 2008-05-21 2012-01-24 Flextronics Ap, Llc High power factor isolated buck-type power factor correction converter
US20090290384A1 (en) * 2008-05-21 2009-11-26 Flextronics, Ap, Llc High power factor isolated buck-type power factor correction converter
US20090290385A1 (en) * 2008-05-21 2009-11-26 Flextronics Ap, Llc Resonant power factor correction converter
US8975523B2 (en) 2008-05-28 2015-03-10 Flextronics Ap, Llc Optimized litz wire
US20090295531A1 (en) * 2008-05-28 2009-12-03 Arturo Silva Optimized litz wire
US8081019B2 (en) 2008-11-21 2011-12-20 Flextronics Ap, Llc Variable PFC and grid-tied bus voltage control
US20100127737A1 (en) * 2008-11-21 2010-05-27 Flextronics Ap, Llc Variable PFC and grid-tied bus voltage control
US8040117B2 (en) 2009-05-15 2011-10-18 Flextronics Ap, Llc Closed loop negative feedback system with low frequency modulated gain
US20100289466A1 (en) * 2009-05-15 2010-11-18 Flextronics Ap, Llc Closed loop negative feedback system with low frequency modulated gain
US8289741B2 (en) 2010-01-14 2012-10-16 Flextronics Ap, Llc Line switcher for power converters
US20110170325A1 (en) * 2010-01-14 2011-07-14 Flextronics Ap, Llc Line switcher for power converters
US8586873B2 (en) 2010-02-23 2013-11-19 Flextronics Ap, Llc Test point design for a high speed bus
US20110203840A1 (en) * 2010-02-23 2011-08-25 Flextronics Ap, Llc Test point design for a high speed bus
US8964413B2 (en) 2010-04-22 2015-02-24 Flextronics Ap, Llc Two stage resonant converter enabling soft-switching in an isolated stage
CN102315773B (en) * 2010-07-02 2014-02-12 成都芯源系统有限公司 Device and method of switch converter
CN102315773A (en) * 2010-07-02 2012-01-11 成都芯源系统有限公司 Device and method of switch converter
US8488340B2 (en) 2010-08-27 2013-07-16 Flextronics Ap, Llc Power converter with boost-buck-buck configuration utilizing an intermediate power regulating circuit
US8494468B1 (en) 2012-01-27 2013-07-23 Research In Motion Limited Mobile wireless communications device including sensing transistor and hysteretic comparator and related methods
US9117991B1 (en) 2012-02-10 2015-08-25 Flextronics Ap, Llc Use of flexible circuits incorporating a heat spreading layer and the rigidizing specific areas within such a construction by creating stiffening structures within said circuits by either folding, bending, forming or combinations thereof
US9862561B2 (en) 2012-12-03 2018-01-09 Flextronics Ap, Llc Driving board folding machine and method of using a driving board folding machine to fold a flexible circuit
US9661743B1 (en) 2013-12-09 2017-05-23 Multek Technologies, Ltd. Flexible circuit board and method of fabricating
US9549463B1 (en) 2014-05-16 2017-01-17 Multek Technologies, Ltd. Rigid to flexible PC transition
US9723713B1 (en) 2014-05-16 2017-08-01 Multek Technologies, Ltd. Flexible printed circuit board hinge
US10154583B1 (en) 2015-03-27 2018-12-11 Flex Ltd Mechanical strain reduction on flexible and rigid-flexible circuits
US20210099162A1 (en) * 2018-06-26 2021-04-01 Stmicroelectronics (Rousset) Sas Circuit and method for cyclic activation of an electronic function
US11838024B2 (en) * 2018-06-26 2023-12-05 Stmicroelectronics (Rousset) Sas Circuit and method for cyclic activation of an electronic function
CN112398334A (en) * 2019-08-14 2021-02-23 飞虹高科股份有限公司 Voltage-reducing integrated circuit
CN112671237A (en) * 2021-03-17 2021-04-16 四川蕊源集成电路科技有限公司 Circuit structure and method for improving response of current mode BUCK type direct current converter

Similar Documents

Publication Publication Date Title
US5818207A (en) Three-pin buck converter and four-pin power amplifier having closed loop output voltage control
US7570033B1 (en) Apparatus and method for PWM buck-or-boost converter with smooth transition between modes
US7772810B2 (en) DC-DC Converter with adaptive switching parameter adjustment
US9035638B2 (en) DC/DC converter arrangement and method for DC/DC conversion
US7026851B2 (en) PWM controller having frequency jitter for power supplies
US8508196B2 (en) Switching regulator
US8018212B1 (en) Buck-boost regulator
US7239117B2 (en) Programmable inductor current control for DC-DC converters
KR100744592B1 (en) Dc-dc converter, dc-dc converter control circuit, and dc-dc converter control method
US7368900B2 (en) Constant voltage circuit and constant current source, amplifier, and power supply circuit using the same
US7362083B2 (en) DC-DC converter with modulator circuit having a feed forward structure
USRE43291E1 (en) PFM-PWM DC-DC converter providing DC offset correction to PWM error amplifier and equalizing regulated voltage conditions when transitioning between PFM and PWM modes
JP3259262B2 (en) Voltage regulator
US6922042B2 (en) DC/DC converter
US8179113B2 (en) Buck-Boost switching regulator and method thereof for DC/DC conversion
US6593725B1 (en) Feed-forward control for DC-DC converters
US7498792B2 (en) Pulse modulation system with nonlinear ramp
US20060028854A1 (en) Charge pump circuit
US20170288550A1 (en) Ultrasonic control system and method for a buck-boost power converter
JP2704518B2 (en) Power circuit
US7646187B2 (en) Method and apparatus for switching regulator capable of quick feedback from load
US5479088A (en) Chopper type DC-DC converter
US7106038B1 (en) Increased output range and decreased gain variation PWM circuit and method
US8278903B1 (en) Optimization of PWM DC operating point of voltage regulators with wide operating range
JPH06253467A (en) Battery charger

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRO LINEAR CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HWANG, JEFFREY H.;REEL/FRAME:008351/0819

Effective date: 19961211

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAT HLDR NO LONGER CLAIMS SMALL ENT STAT AS SMALL BUSINESS (ORIGINAL EVENT CODE: LSM2); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, MAINE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRO LINEAR CORPORATION;REEL/FRAME:011627/0874

Effective date: 20001120

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:040075/0644

Effective date: 20160916

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:040075/0644

Effective date: 20160916

AS Assignment

Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA

Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620 FRAME 0087 REEL040075 FRAME 0644 REEL 046410 FRAME 0933 REEL 046530 FRAME 0460;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:047103/0575

Effective date: 20180917

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620 FRAME 0087 REEL040075 FRAME 0644 REEL 046410 FRAME 0933 REEL 046530 FRAME 0460;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:047103/0575

Effective date: 20180917

AS Assignment

Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 040075, FRAME 0644;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0536

Effective date: 20230622

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 040075, FRAME 0644;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0536

Effective date: 20230622