US6122823A - Apparatus to produce a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board - Google Patents
Apparatus to produce a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board Download PDFInfo
- Publication number
- US6122823A US6122823A US09/401,985 US40198599A US6122823A US 6122823 A US6122823 A US 6122823A US 40198599 A US40198599 A US 40198599A US 6122823 A US6122823 A US 6122823A
- Authority
- US
- United States
- Prior art keywords
- board
- pitch
- rough
- chip
- bare chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L24/743—Apparatus for manufacturing layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L2224/743—Apparatus for manufacturing layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/75252—Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/757—Means for aligning
- H01L2224/75743—Suction holding means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/757—Means for aligning
- H01L2224/75743—Suction holding means
- H01L2224/75745—Suction holding means in the upper part of the bonding apparatus, e.g. in the bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49133—Assembling to base an electrical component, e.g., capacitor, etc. with component orienting
- Y10T29/49137—Different components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/53—Means to assemble or disassemble
- Y10T29/5313—Means to assemble electrical device
- Y10T29/53174—Means to fasten electrical component to wiring board, base, or substrate
- Y10T29/53178—Chip component
Abstract
In a method of production of a multichip package module, rough-pitch bare chips are positioned at first locations on a printed-circuit board, and the rough-pitch bare chips are temporarily attached to the board at the first locations. The rough-pitch bare chips are mounted on the board at the same time by applying heat and pressure to the rough-pitch bare chips simultaneously. A respective one of fine-pitch bare chips is positioned at a respective one of second locations on the board other than the first locations, and the respective one of the fine-pitch bare chips is mounted on the board by applying heat and pressure to the fine-pitch bare chips individually, in order to produce the multichip package module.
Description
This application is a divisional of Ser. No. 09/026,490 filed Feb. 19, 1998.
(1) Field of the Invention
The present invention relates to a method of production of a multichip package module in which rough-pitch semiconductor chips and fine-pitch semiconductor chips in combination are mounted on a printed-circuit board.
(2) Description of the Related Art
Portable electronic devices employ a multiple semiconductor chip package module in which various semiconductor chips are contained on a printed-circuit board. Currently, there is an increasing demand to make the portable electronic devices as small as possible in size. To keep up with this demand, it is needed to increase the board density as much as possible and make the board smaller in size.
In order to facilitate mounting of bare chips on a printed-circuit board in which the bare chips are densely packed, development of a flip-chip bonding technique has become prevalent. By using the flip-chip bonding technique, the bare chips can be easily bonded to the densely packed board, and little space around the board is required. The flip-chip bonding technique is a type of thermocompression connection, and it does not use a soldered joint which causes the problem of a lead (Pb) alloy detrimental to the environment.
FIG. 1A through FIG. 1C show a conventional method of production of a multichip package module.
In the conventional production method, as shown in FIG. 1A, an adhesive 3 is applied to locations for bare chips on a printed-circuit board 1 (which will be called the board 1) in an assembly line. The board 1 is transported to a vacuum head 41A in the assembly line. By using the vacuum head 41A, as shown in FIG. 1B, a plurality of bare chips 2-1, 2-2, 2-3, and 2-4 (which are semiconductor chips before mounting) are individually positioned at the locations of the adhesive 3 on the board 1. The vacuum head 41A applies a compressive force to one of the bare chips 2-1 through 2-4 against the board 1 individually, so that the bare chips 2-1 through 2-4 are temporarily attached to the board 1.
After the bare chips 2-1 through 2-4 are temporarily attached to the board 1, the board 1 is transported to a multichip mounting machine 42A in the assembly line. The multichip mounting machine 42A has a plurality of thermocompression heads actuated by springs as shown in FIG. 1C. The thermocompression heads of the multichip mounting machine 42A simultaneously apply heat and pressure to all the bare chips 2-1 through 2-4 on the board 1 for about 100 seconds at a time.
In the conventional production method, the mounting of all the bare chips 2-1 through 2-4 on the board 1 is carried out at the same time by using the multichip mounting machine 42A. The use of the multichip mounting machine 42A in the conventional production method increases a productivity of multichip package modules.
However, the above-described conventional production method tends to cause misalignment of the positions of the mounted chips to the board during the transporting of the board with the bare chips temporarily attached or when the compressive force by the multichip mounting machine is simultaneously exerted on the plurality of bare chips against the board. It is difficult for the conventional production method to ensure a sufficient level of quality of the multichip package module.
Generally, the bare chips to be mounted on a single printed-circuit board include a fine-pitch bare chip. (such as a microprocessor chip) and a plurality of rough-pitch bare chips (such as semiconductor chips other than a microprocessor chip) per board. Fine-pitch bare chips have a relatively small pitch between stud bumps, and rough-pitch bare chips have a relatively large pitch between studs bumps. Further, fine-pitch bare chips are expensive, and rough-pitch bare chips are less expensive.
Tolerances of the positions of the bare chips mounted on the printed-circuit board in the multichip package module vary depending on the type of the bare chips. The tolerance for the fine-pitch bare chip is relatively small, and the tolerance for the rough-pitch bare chips is relatively large.
If misalignment of the positions of the mounted chips to the board has occurred, it is very difficult to compensate for the misalignment. Such a module is rejected in an inspection process as a defective product during a testing step. Since the tolerance for the fine-pitch bare chip is relatively small, the stud bumps of the fine-pitch bare chip are likely to be separated from or erroneously connected to electrodes of the board due to the misalignment. This may cause a break or a short circuit in the electric connections between the chip and the board. As a result, the multichip package module yield will be decreased due to the misalignment.
Therefore, when the rough-pitch bare chips and the fine-pitch bare chips in combination are mounted on the board, it is difficult for the conventional production method to prevent the occurrence of misalignment of the positions of the mounted chips to the board so as to ensure a good productivity.
In addition, a single-chip mounting technique using a single-chip mounting machine is also known. In a case of the single-chip mounting technique, the single-chip mounting machine applies heat and pressure to one of the bare chips against the printed-circuit board, and the bare chips are individually mounted on the board. Misalignment of the positions of the mounted chips to the board hardly occurs when the compressive force by the mounting machine is exerted on a respective one of the bare chips. However, the single-chip mounting technique requires a significantly long time to carry out the mounting of all the bare chips on the board since it takes about 100 seconds for the single-chip mounting machine to apply heat and pressure to each of the bare chips.
An object of the present invention is to provide an improved method of production of a multichip package module in which the above-mentioned problems are eliminated.
Another object of the present invention is to provide a multichip package module production method which is effective in preventing the misalignment of the positions of the mounted chips to the printed-circuit board while providing an increased productivity, in a case in which a multichip package module wherein the rough-pitch bare chips and the fine-pitch bare chips in combination are mounted on the board is produced by using the flip-chip bonding technique.
The above-mentioned objects of the present invention are achieved by a method of production of a multichip package module, which comprises the steps of: positioning the rough-pitch bare chips at first locations on the board and temporarily attaching the rough-pitch bare chips to the board at the first locations; mounting the rough-pitch bare chips on the board at the same time by applying heat and pressure to the rough-pitch bare chips simultaneously; and positioning a respective one of the fine-pitch bare chips at a respective one of second locations on the board other than the first locations, and mounting the respective one of the fine-pitch bare chips on the board by applying heat and pressure to the fine-pitch bare chips individually, in order to produce the multichip package module.
In the multichip package module production method of the present invention, the rough-pitch bare chips are first mounted on the board simultaneously by controlling a multichip mounting machine. Then, the fine-pitch bare chips are individually mounted on the board by controlling a single-chip mounting machine, so that a multichip package module in which all the chips are mounted on the board is produced. The tolerance for the rough-pitch bare chips is relatively large, and the multichip mounting of the present invention is effective in reducing the-misalignment of the positions of the mounted chips to the board. Thus, it is possible to provide an increased productivity in comparison with that of the conventional production method in which all the bare chips are mounted on the board at the same time by performing the multichip mounting.
Further, in the multichip package module production method of the present invention, an intermediate product after the multichip mounting step is performed is tested to determine whether the intermediate product is accepted or rejected. The single-chip mounting is performed for only the accepted intermediate product. The fine-pitch bare chips are expensive, and the rough-pitch bare chips are less expensive. It is possible to avoid performing the single-chip mounting step for the rejected intermediate product which may include the misalignment of the positions of the mounted chips to the board.
It is useless performing the mounting of the fine-pitch bare chips for the rejected intermediate product, and the cost of the fine-pitch bare chips saved by avoiding the performance of the single-chip mounting for the rejected intermediate product is significantly high. Therefore, the production method of the present invention is effective in providing an increased productivity in comparison with that of the conventional production method.
The above and other objects, features and advantages of the present invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings in which:
FIG. 1A through FIG. 1C are diagrams for explaining a conventional production method of a multichip package module;
FIG. 2 is a flowchart for explaining a method of producing a multichip package module according to the present invention;
FIG. 3A through FIG. 3F are diagrams for explaining steps of the multichip package module production method of FIG. 2;
FIG. 4 is a diagram for explaining a construction of a multichip mounting machine;
FIG. 5 is a diagram for explaining a construction of a single-chip mounting machine;
FIG. 6 is a diagram for explaining a construction of a representative multichip package module;
FIG. 7 is a diagram of one of bare chips to be contained in the multichip package module of FIG. 6 before the bare chip is mounted on a board; and
FIG. 8 is a diagram of one of the bare chips after the bare chip is mounted on the board.
To facilitate understanding of the present invention, a brief description will be given of a representative multichip package module, with reference to FIG. 6 through FIG. 8.
FIG. 6 shows a construction of a representative multichip package module 10 which is produced by using a flip-chip bonding technique.
As shown in FIG. 6, the multichip package module 10 includes a plurality of bare chips 12-1, 12-2, 12-3 and 12-4 mounted on a printed-circuit board 11. Of the bare chips mounted on the board 11, the bare chips 12-1, 12-2 and 12-4 are called the rough-pitch bare chips, and the bare chip 12-3 is called the fine-pitch bare chip. The fine-pitch bare chip 12-3 has a relatively small pitch "P2" between stud bumps 23, and the rough-pitch bare chips 12-1, 12-2 and 12-4 have a relatively large pitch "P1" between studs bumps 23. Further, the fine-pitch bare chip 12-3 is expensive, and the rough-pitch bare chips 12-1, 12-2 and 12-4 are less expensive.
By using the flip-chip bonding technique, the bare chips 12-1 through 12-4 can be easily bonded to the board 11, and little space around the board 11 is required. The flip-chip bonding technique is a type of thermocompression connection, and it does not use a soldered joint.
FIG. 7 shows one of the bare chips to be contained in the multichip package module 10 before the bare chip is mounted on the board 11. In FIG. 7, for the purpose of illustration, an enlarged view of a portion of the multichip package module 10 is given.
As shown in FIG. 7, the bare chip 12, indicated as one of the bare chips 12-1 through 12-4, includes a substrate 21 having a bottom surface 21a. A plurality of electrodes 22 are provided on the bottom surface 21a, and the electrodes 22 are made of aluminum (Al). The stud bumps 23 are respectively provided on the electrodes 22, and the stud bumps 23 are made of gold (Au). Each of the stud bumps 23 has a base portion 23a bonded to a corresponding electrode 22, and a leg portion 23b extending downwardly from the base portion 23a. The base portion 23a is in the form of a flattened sphere, and the leg portion 23b is in a generally cylindrical shape. Further, a conductive adhesive 24 is attached to each of the stud bumps 23, and the leg portion 23b of each of the stud bumps 23 is enclosed in the conductive adhesive 24. The conductive adhesive 24 is made of an epoxy resin containing a silver (Ag) filler. In the above-described bare chip 12, the stud bumps 23 and the. conductive adhesive 24 do not contain a lead (Pb) alloy as contained in a soldered joint.
FIG. 8 shows one of the bare chips after the bare chip is mounted on the board 11 in the multichip package module 10. In FIG. 8, for the purpose of illustration, an enlarged view of a portion of the multichip package module 10 is given.
As shown in FIG. 8, a plurality of electrodes 25 are provided on the printed-circuit board 11. The bare chip 12, indicated as one of the bare chips 12-1 through 12-4, is bonded to the board 11. By using the thermocompression connection of the flip-chip bonding technique, the stud bumps 23 are crimped onto the board 11, and the leg portions 23b are respectively bonded to the electrodes 25 on the board 11 by the conductive adhesive 24.
Further, an internal space 27 between the substrate 21 and the board 11 is filled with a thermosetting adhesive 26. The thermosetting adhesive 26 is, for example, an epoxy-type thermosetting adhesive. By the thermocompression connection of the flip-chip bonding technique, the thermosetting adhesive 26 is cured so that the entire bottom surface 21a of the substrate 21 is bonded to the board 11. Since the thermosetting adhesive 26 constricts when it is cured, a compressive force toward the board 11 is exerted on the bottom surface 21a of the substrate 21 as indicated by the arrow "F" in FIG. 8. Thus, the thermosetting adhesive 26 serves to firmly bond the leg portions 23b of the stud bumps 23 of the bare chip 12 to the electrodes 25 on the board 11.
Hereinafter, the method or the manner of mounting the bare chip on the printed-circuit board, as shown in FIG. 8, will be called the flip-chip bonding.
In view of the above-described multichip package module, a description will now be given of a preferred embodiment of a multichip package module production method of the present invention with reference to FIG. 2 through FIG. 5.
FIG. 2 is a flowchart for explaining one embodiment of a multichip package module production method of the present invention. FIG. 3A through FIG. 3F are diagrams for explaining respective steps of the multichip package module production method of FIG. 2.
In the present embodiment, a multichip package module which is similar to the multichip package module 10 of FIG. 6 is produced by using the flip-chip bonding technique. In FIG. 2 through FIG. 3F, the elements which are the same as corresponding elements in FIG. 6 through FIG. 8 are designated by the same reference numerals, and a description thereof will be omitted.
Of the bare chips mounted on the board 11 in the multichip package module in the present embodiment, the bare chips 12-1, 12-2 and 12-4 are the rough-pitch bare chips, and the bare chip 12-3 is the fine-pitch bare chip. The fine-pitch bare chip 12-3 has a relatively small pitch "P2" between the stud bumps 23, and the pitch "P2" in this embodiment is in a range of 60-85 μm. The rough-pitch bare chips 12-1, 12-2 and 12-4 have a relatively large pitch "P1" between the studs bumps 23, and the pitch "P1" in this embodiment is in a range of 120-150 μm. Further, the fine-pitch bare chip 12-3 is expensive, and the rough-pitch bare chips 12-1, 12-2 and 12-4 are less expensive.
In the production method of the present embodiment, the rough-pitch bare chips 12-1, 12-2 and 12-4 and the fine-pitch bare chip 12-3 in combination are mounted on the board 11 by performing steps S10 through S15 shown in FIG. 2, in order to produce a multichip production module by using the flip-chip bonding technique.
As shown in FIG. 2, in the production method of the present embodiment, step S10 performs an adhesive application. As shown in FIG. 3A, in step S10, an adhesive dispenser 40 is controlled to apply an adhesive 13 to locations 101, 102 and 104 for the rough-pitch bare chips 12-1, 12-2 and 12-4 on a printed-circuit board 11. The locations to which the adhesive 13 is applied are predetermined as the positions of the rough-pitch bare chips 12-1, 12-2 and 12-4 being subsequently mounted on the board 11.
Step S11 performs a positioning and temporary attachment of the rough-pitch bare chips 12-1, 12-2 and 12-4 to the board 11. As shown in FIG. 3B, a vacuum head 41 is controlled to individually position the rough-pitch bare chips 12-1, 12-2 and 12-4 at the locations 101, 102 and 104 of the adhesive 13 on the board 11. The vacuum head 41 attracts a related one of the rough-pitch bare chips 12-1, 12-2 and 12-4 by evacuating an internal space between the vacuum head 41 and the related chip, and is capable of positioning the related chip to one of the locations 101, 102 and 104 on the board 11. Each time one of the rough-pitch bare chips 12-1, 12-2 and 12-4 is positioned, the vacuum head 41 applies a compressive force to the related one of the rough-pitch bare chips 12-1, 12-2 and 12-4 against the board 11. In this manner, the rough-pitch bare chips 12-1, 12-2 and 12-4 are temporarily attached to the board 11 by the adhesive 13 at the locations 101, 102 and 104 one by one.
Step S12 performs a multichip mounting of the rough-pitch bare chips 12-1, 12-2 and 12-4 on the board 11 by controlling a multichip mounting machine 42. The multichip mounting machine 42 is shown in FIG. 4 and will be described later. As shown in FIG. 3C, the multichip mounting machine 42 is controlled to simultaneously apply heat and pressure to the rough-pitch bare chips 12-1, 12-2 and 12-4 on the board 11 for about 100 seconds at a time. As described above, the thermocompression connection of the flip-chip bonding technique is used. The adhesive 13 at the locations 101, 102 and 104 provided between the rough-pitch bare chips 12-1, 12-2 and 12-4 and the board 11 are thermally cured by the heat applied by the multichip mounting machine 42. At the same time, the stud bumps 23 of the rough-pitch bare chips 12-1, 12-2 and 12-4 are crimped onto the board 11 by the compressive force by the multichip mounting machine 42. The rough-pitch bare chips 12-1, 12-2 and 12-4 are mounted on the board 11 in the same condition as the condition shown in FIG. 8. Accordingly, the multichip mounting step S12 results in an intermediate product of the multichip package module 10 in which only the rough-pitch bare chips 12-1, 12-2 and 12-4 are mounted on the board 11.
FIG. 4 shows a construction of the multichip mounting machine 42 used in the multichip package module production method of the present embodiment.
As shown in FIG. 4, the multichip mounting machine 42 has a plurality of thermocompression heads 43-1, 43-2 and 43-3 which correspond to the rough-pitch bare chips 12-1, 12-2 and 12-4 on the board 11. The thermocompression heads 43-1, 43-2 and 43-3 have a substantially identical construction, and each of the thermocompression heads 43-1, 43-2 and 43-4 includes a bonding head 44, a heating/vacuum head 45, a heat insulation block 46, a load sensor 47, and an air cylinder 48.
In the multichip mounting machine 42 of FIG. 4, a heater 49 and a temperature sensor 50 are provided in the heating/vacuum head 45. A temperature control unit 51 is connected at one end to an output of the temperature sensor 50 and connected at the other end to an input of the heater 49. The temperature control unit 51 controls the heating/vacuum head 45 in response to a detected temperature output by the temperature sensor 50 such that the heating/vacuum head 45 is retained at a predetermined high temperature.
In the multichip mounting machine 42 of FIG. 4, the heating/vacuum head 45 has a bottom portion in which a plurality of suction holes 52 and 53 are provided, and the bonding head 44 is attracted by the heating/vacuum head 45, as indicated by the arrows 54 and 55 in FIG. 4, by subjecting the inside spaces of the suction holes 52 and 53 to a vacuum generated by the air cylinder 48. Further, a load control unit 56 is connected at one end to an output of the load sensor 47 and connected at the other end to an input of the air cylinder 48. The load control unit 56 controls the air cylinder 48 in response to a detected load output by the load sensor 47 such that an attracting force of the vacuum generated by the air. cylinder 48 is maintained at a predetermined controlled level.
Referring to FIG. 2, step S13 performs a testing of the intermediate product in the step S12. As shown in FIG. 3D, a testing device 61 is connected to the intermediate product. The testing device 61 is controlled to determine whether electric connections between the rough-pitch bare chips 12-1, 12-2 and 12-4 and the board 11 in the intermediate product are in conformity with predetermined testing requirements.
When the electric connections of all the rough-pitch bare chips 12-1, 12-2 and 12-4 to the board 11 are determined to be in conformity with the testing requirements, the intermediate product is accepted as the conforming product and it is transported to a following step of the production method of the present embodiment. On the other hand, when the electric connection of any of the rough-pitch bare chips 12-1, 12-2 and 12-4 to the board 11 is determined not to be in conformity with the testing requirements, the intermediate product is rejected as the non-conforming product and it is transported to a repair process or diverted from the conforming product flow.
The non-conforming product at the result of the testing step S13 will be eliminated. However, the rough-pitch bare chips 12-1, 12-2 and 12-4 are less expensive than the fine-pitch bare chip 12-3. The waste of the intermediate product at the result of the step S13 costs little since the expensive fine-pitch bare chip 12-3 is not yet mounted on the board 11.
Next, step S14 performs an adhesive application. As shown in FIG. 3E, in step S14, the adhesive dispenser 40 is used to apply the adhesive 13 to a location 103 for the fine-pitch bare chip 12-3 on the board 11 in the conforming intermediate product. The location to which the adhesive 13 is applied is predetermined as the position of the fine-pitch bare chip 12-3 being subsequently mounted on the board 11.
Finally, step S15 performs a single-chip positioning and mounting of the fine-pitch bare chip 12-3 on the board 11 by using a single-chip mounting machine 62. The single-chip mounting machine 62 is shown in FIG. 5 and will be described later. As shown in FIG. 3F, the single-chip mounting machine 62 is used to position the fine-pitch bare chip 12-3 at the location 103 of the adhesive 13 on the board 11 and to apply heat and pressure to the chip 12-3 on the board 11 for about 100 seconds at a time. The thermocompression connection of the flip-chip bonding technique is used for the single-chip mounting. The adhesive 13 at the location 103 provided between the fine-pitch bare chip 12-3 and the board 11 is thermally cured by the heat applied by the single-chip mounting machine 62. At the same time, the stud bumps 23 of the fine-pitch bare chip 12-3 are crimped onto the board 11 by the compressive force by the single-chip mounting machine 62. The fine-pitch bare chip 12-3 is mounted on the board 11 in the same condition as the condition shown in FIG. 8. Accordingly, the single-chip positioning and mounting step S15 results in the multichip package module 10 in which the rough-pitch bare chips 12-1, 12-2 and 12-4 and the fine-pitch bare chip 12-3 in combination are mounted on the board 11 as shown in FIG. 6.
FIG. 5 shows a construction of the single-chip mounting machine 62 used in the multichip package module production method of the present invention.
As shown in FIG. 5, the single-chip mounting machine 62 has a single thermocompression head which corresponds to the fine-pitch bare chip 123 on the board 11. This thermocompression head is essentially the same as one of the plurality of thermocompression heads 43-1, 43-2 and 43-3 in the multichip mounting machine 42 except that a suction hole 87 is provided in the middle of a heating/vacuum head 75 and a suction hole 88 is provided in the middle of a bonding head 74.
The thermocompression head of the single-chip mounting machine 62 includes the bonding head 74, the heating/vacuum head 75, a heat insulation block 76, a load sensor 77, and an air cylinder 78.
In the single-chip mounting machine 62 of FIG. 5, a heater 79 and a temperature sensor 80 are provided in the heating/vacuum head 75. A temperature control unit 81 is connected at one end to an output of the temperature sensor 80 and connected at the other end to an input of the heater 79. The temperature control unit 81 controls the heating/vacuum head 75 in response to a detected temperature output by the temperature sensor 80 such that the heating/vacuum head 75 is retained at a predetermined high temperature.
In the single-chip mounting machine 62 of FIG. 5, the heating/vacuum head 75 has a bottom portion in which a plurality of suction holes 82 and 83 are provided, and the bonding head 74 is attracted by the heating/vacuum head 75, as indicated by the arrows 84 and 85 in FIG. 5, by subjecting the inside spaces of the suction holes 82 and 83 to a vacuum generated by the air cylinder 78. Further, a load control unit 86 is connected at one end to an output of the load sensor 77 and connected at the other end to an input of the air cylinder 78. The load control unit 86 controls the air cylinder 78 in response to a detected load output by the load sensor 77 such that an attracting force of the vacuum generated by the air cylinder 78 is maintained at a predetermined controlled level.
As described above, in the single-chip mounting machine 62 of FIG. 5, the bonding head 74 includes the suction hole 88 provided in the middle of the bonding head 74, and the heating/vacuum head 75 includes the suction hole 87 provided in the middle of a heating/vacuum head 75, the suction hole 87 communicating with the suction hole 88. The fine-pitch bare chip 12-3 is attracted by the bonding head 74 by subjecting the inside spaces of the suction holes 87 and 88 to the vacuum generated by the air cylinder 78, as indicated by the arrow 89 in FIG. 5. The single-chip mounting machine 62 individually positions the fine-pitch bare chip 12-3 at the location 103 of the adhesive 13 on the board 11 and individually applies heat and pressure to the chip 12-3 on the board 11 for about 100 seconds at a time. The adhesive 13 at the location 103 provided between the fine-pitch bare chip 12-3 and the board 11 is thermally cured by the heat applied by the single-chip mounting machine 62. At the same time, the stud bumps 23 of the fine-pitch bare chip 12-3 are crimped onto the board 11 by the compressive force by the single-chip mounting machine 62. The fine-pitch bare chip 12-3 is mounted on the board 11 in the same condition as the condition shown in FIG. 8. Accordingly, the multichip package module 10 in which the rough-pitch bare chips 12-1, 12-2 and 12-4 and the fine-pitch bare chip 12-3 in combination are mounted on the board 11 is produced.
According to circumstances, the above-described testing step S13 in the multichip package module production method of the present embodiment may be omitted.
In the above step S15 of the present embodiment, only one fine-pitch bare chip 12-3 is mounted on the board 11 by using the single-chip mounting machine 62. The present invention is not limited to the above-described embodiment. It is possible that, in the single-chip mounting step S15 of the production method of the present invention, a plurality of fine-pitch bare chips are individually mounted on the board 11 by using the single-chip mounting machine 62 for a respective one of the plurality of fine-pitch bare chips.
Further, the present invention is not limited to the above-described embodiment, and variations and modifications may be made without departing from the scope of the present invention.
Claims (4)
1. An apparatus producing a multichip package module in which a plurality of rough-pitch bare chips and a fine-pitch bare chip are mounted on a printed-circuit board, said apparatus comprising:
a vacuum head positioning the plurality rough-pitch bare chips at respective first locations on the board;
a multi-chip mounting machine having a plurality of thermocompression heads respectively mounting the plurality of rough-pitch bare chips at the first locations on the board at the same time by applying heat and pressure to the plurality of rough-pitch bare chips; and
a single-chip mounting machine having a thermocompression head mounting the fine-pitch bare chip at a second location on the board by applying heat and pressure to the fine-pitch bare chip, after the plurality of rough-pitch bare chips are mounted on the board by said multi-chip mounting machine and the fine-pitch bare chip is positioned at the second location on the board by said vacuum head.
2. An apparatus according to claim 1, further comprising:
a testing device testing an intermediate product in which only the plurality of rough-pitch bare chips are mounted on the board in order to determine whether electric connections between the rough-pitch bare chip and the board are in conformity with predetermined testing requirements.
3. An apparatus according to claim 2, wherein said single-chip mounting machine mounts the fine-pitch bare chip only when the electric connections between the plurality of rough-pitch bare chips and the board in the intermediate product is determined to be in conformity with the predetermined testing requirements by said testing device.
4. The apparatus according to claim 1, wherein the fine-pitch bare chip has a relatively small pitch between stud bumps, and the rough-pitch bare chip has a relatively large pitch between stud bumps.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/401,985 US6122823A (en) | 1997-09-12 | 1999-09-23 | Apparatus to produce a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9-248988 | 1997-09-12 | ||
JP9248988A JP2997231B2 (en) | 1997-09-12 | 1997-09-12 | Method for manufacturing multi-semiconductor bare chip mounting module |
US09/026,490 US6006426A (en) | 1997-09-12 | 1998-02-19 | Method of producing a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board |
US09/401,985 US6122823A (en) | 1997-09-12 | 1999-09-23 | Apparatus to produce a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/026,490 Division US6006426A (en) | 1997-09-12 | 1998-02-19 | Method of producing a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board |
Publications (1)
Publication Number | Publication Date |
---|---|
US6122823A true US6122823A (en) | 2000-09-26 |
Family
ID=17186363
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/026,490 Expired - Lifetime US6006426A (en) | 1997-09-12 | 1998-02-19 | Method of producing a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board |
US09/401,985 Expired - Lifetime US6122823A (en) | 1997-09-12 | 1999-09-23 | Apparatus to produce a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board |
US09/460,727 Expired - Lifetime US6240634B1 (en) | 1997-09-12 | 1999-12-14 | Method of producing a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/026,490 Expired - Lifetime US6006426A (en) | 1997-09-12 | 1998-02-19 | Method of producing a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/460,727 Expired - Lifetime US6240634B1 (en) | 1997-09-12 | 1999-12-14 | Method of producing a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board |
Country Status (2)
Country | Link |
---|---|
US (3) | US6006426A (en) |
JP (1) | JP2997231B2 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020044432A1 (en) * | 2000-06-12 | 2002-04-18 | Matsushita Electric Industrial Co., Ltd. | Component mounting method and component mounting apparatus |
US20040266089A1 (en) * | 2000-03-17 | 2004-12-30 | Formfactor, Inc. | Methods for planarizing a semiconductor contactor |
US20050098610A1 (en) * | 2001-06-27 | 2005-05-12 | Shunji Onobori | Apparatus and method for mounting electronic components |
US20080086873A1 (en) * | 2006-10-11 | 2008-04-17 | Juki Corporation | Method and apparatus for mounting electronic part |
US20100224674A1 (en) * | 2009-03-04 | 2010-09-09 | Abb Research Ltd. | Fixture apparatus for low-temperature and low-pressure sintering |
US7845543B1 (en) * | 2009-11-17 | 2010-12-07 | Asm Assembly Automation Ltd | Apparatus and method for bonding multiple dice |
US20120329211A1 (en) * | 2003-09-19 | 2012-12-27 | Hiroshi Maki | Fabrication method of semiconductor integrated circuit device |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1445995B1 (en) * | 1996-12-27 | 2007-02-14 | Matsushita Electric Industrial Co., Ltd. | Method of mounting an electronic component on a circuit board and system for carrying out the method |
EP1032946A1 (en) * | 1997-11-20 | 2000-09-06 | Matsushita Electric Industrial Co., Ltd. | Heating and pressurizing apparatus for use in mounting electronic components, and apparatus and method for mounting electronic components |
SG83785A1 (en) * | 1999-04-30 | 2001-10-16 | Esec Trading Sa | Apparatus and method for mounting semiconductor chips on a substrate |
JP4666546B2 (en) * | 1999-11-29 | 2011-04-06 | パナソニック株式会社 | Pressure device and bump bonding device, bonding device, and pressure bonding device using the same |
US20020038728A1 (en) * | 2000-10-02 | 2002-04-04 | Siemens Automotive Corporation | Method and apparatus for making a load cell |
US6940178B2 (en) * | 2001-02-27 | 2005-09-06 | Chippac, Inc. | Self-coplanarity bumping shape for flip chip |
KR100462622B1 (en) * | 2002-10-28 | 2004-12-23 | 삼성전자주식회사 | Double-layered positive type organic photoreceptor |
JP3772983B2 (en) * | 2003-03-13 | 2006-05-10 | セイコーエプソン株式会社 | Manufacturing method of electronic device |
US20070023478A1 (en) * | 2005-08-01 | 2007-02-01 | Tyco Electronics Corporation | Thermocompression bonding module and method of using the same |
JP5018117B2 (en) * | 2007-02-15 | 2012-09-05 | 富士通セミコンダクター株式会社 | Electronic component mounting method |
US8381965B2 (en) * | 2010-07-22 | 2013-02-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal compress bonding |
US8104666B1 (en) * | 2010-09-01 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal compressive bonding with separate die-attach and reflow processes |
CN102529306B (en) * | 2010-12-29 | 2015-11-25 | 富泰华工业(深圳)有限公司 | Pressure monitoring platform |
JP5936968B2 (en) * | 2011-09-22 | 2016-06-22 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US8349116B1 (en) | 2011-11-18 | 2013-01-08 | LuxVue Technology Corporation | Micro device transfer head heater assembly and method of transferring a micro device |
US8794501B2 (en) | 2011-11-18 | 2014-08-05 | LuxVue Technology Corporation | Method of transferring a light emitting diode |
US9773750B2 (en) * | 2012-02-09 | 2017-09-26 | Apple Inc. | Method of transferring and bonding an array of micro devices |
WO2016087904A1 (en) * | 2014-12-05 | 2016-06-09 | 三星电子株式会社 | Equipment for manufacturing semiconductor devices and method for use of same for manufacturing semiconductor package components |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3216496A (en) * | 1961-02-01 | 1965-11-09 | Astro Dynamics Inc | Heat sink for electronic devices |
JPS6050948A (en) * | 1983-08-30 | 1985-03-22 | Fujitsu Ltd | Heat sink unit of electronic circuit |
US4763405A (en) * | 1986-08-21 | 1988-08-16 | Matsushita Electric Industrial Co., Ltd. | Chip-placement machine with test function |
US4954453A (en) * | 1989-02-24 | 1990-09-04 | At&T Bell Laboratories | Method of producing an article comprising a multichip assembly |
EP0572326A2 (en) * | 1992-05-28 | 1993-12-01 | Fujitsu Limited | Heat sink for cooling a heat producing element and application |
EP0614330A1 (en) * | 1992-08-06 | 1994-09-07 | Pfu Limited | Cooler for heat generation device |
US5394609A (en) * | 1993-10-26 | 1995-03-07 | International Business Machines, Corporation | Method and apparatus for manufacture of printed circuit cards |
EP0673066A1 (en) * | 1994-03-17 | 1995-09-20 | Fujitsu Limited | Heat sink |
GB2287837A (en) * | 1994-03-09 | 1995-09-27 | Ming Der Chiou | CPU cooling device |
DE29512677U1 (en) * | 1995-08-07 | 1995-11-09 | Chiou Ming Der | CPU heat dissipation device |
US5526875A (en) * | 1994-10-14 | 1996-06-18 | Lin; Shih-Jen | Cooling device for CPU |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4918811A (en) * | 1986-09-26 | 1990-04-24 | General Electric Company | Multichip integrated circuit packaging method |
US4878991A (en) * | 1988-12-12 | 1989-11-07 | General Electric Company | Simplified method for repair of high density interconnect circuits |
US5149662A (en) * | 1991-03-27 | 1992-09-22 | Integrated System Assemblies Corporation | Methods for testing and burn-in of integrated circuit chips |
US5091769A (en) * | 1991-03-27 | 1992-02-25 | Eichelberger Charles W | Configuration for testing and burn-in of integrated circuit chips |
EP0689241A2 (en) * | 1991-10-17 | 1995-12-27 | Fujitsu Limited | Carrier for carrying semiconductor device |
US5821627A (en) * | 1993-03-11 | 1998-10-13 | Kabushiki Kaisha Toshiba | Electronic circuit device |
JP3331570B2 (en) * | 1993-09-08 | 2002-10-07 | ソニー株式会社 | Thermocompression bonding apparatus, thermocompression bonding method, and method for producing liquid crystal display device |
US5482200A (en) * | 1994-02-22 | 1996-01-09 | Delco Electronics Corporation | Method for applying solder to a fine pitch flip chip pattern |
US5894982A (en) * | 1995-09-29 | 1999-04-20 | Kabushiki Kaisha Toshiba | Connecting apparatus |
US5994166A (en) * | 1997-03-10 | 1999-11-30 | Micron Technology, Inc. | Method of constructing stacked packages |
-
1997
- 1997-09-12 JP JP9248988A patent/JP2997231B2/en not_active Expired - Fee Related
-
1998
- 1998-02-19 US US09/026,490 patent/US6006426A/en not_active Expired - Lifetime
-
1999
- 1999-09-23 US US09/401,985 patent/US6122823A/en not_active Expired - Lifetime
- 1999-12-14 US US09/460,727 patent/US6240634B1/en not_active Expired - Lifetime
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3216496A (en) * | 1961-02-01 | 1965-11-09 | Astro Dynamics Inc | Heat sink for electronic devices |
JPS6050948A (en) * | 1983-08-30 | 1985-03-22 | Fujitsu Ltd | Heat sink unit of electronic circuit |
US4763405A (en) * | 1986-08-21 | 1988-08-16 | Matsushita Electric Industrial Co., Ltd. | Chip-placement machine with test function |
US4954453A (en) * | 1989-02-24 | 1990-09-04 | At&T Bell Laboratories | Method of producing an article comprising a multichip assembly |
EP0572326A2 (en) * | 1992-05-28 | 1993-12-01 | Fujitsu Limited | Heat sink for cooling a heat producing element and application |
EP0614330A1 (en) * | 1992-08-06 | 1994-09-07 | Pfu Limited | Cooler for heat generation device |
US5394609A (en) * | 1993-10-26 | 1995-03-07 | International Business Machines, Corporation | Method and apparatus for manufacture of printed circuit cards |
GB2287837A (en) * | 1994-03-09 | 1995-09-27 | Ming Der Chiou | CPU cooling device |
EP0673066A1 (en) * | 1994-03-17 | 1995-09-20 | Fujitsu Limited | Heat sink |
US5526875A (en) * | 1994-10-14 | 1996-06-18 | Lin; Shih-Jen | Cooling device for CPU |
DE29512677U1 (en) * | 1995-08-07 | 1995-11-09 | Chiou Ming Der | CPU heat dissipation device |
Non-Patent Citations (2)
Title |
---|
Tom Lee T Y et al. Compact Liquid Cooling System for Small, Moveable Electronic Equipment IEEE vol. 15, No. 5, Oct. 1, 1991 pp. 786 793. * |
Tom Lee T Y et al.--"Compact Liquid Cooling System for Small, Moveable Electronic Equipment" IEEE--vol. 15, No. 5, Oct. 1, 1991--pp. 786-793. |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7262611B2 (en) | 2000-03-17 | 2007-08-28 | Formfactor, Inc. | Apparatuses and methods for planarizing a semiconductor contactor |
US20040266089A1 (en) * | 2000-03-17 | 2004-12-30 | Formfactor, Inc. | Methods for planarizing a semiconductor contactor |
US8427183B2 (en) | 2000-03-17 | 2013-04-23 | Formfactor, Inc. | Probe card assembly having an actuator for bending the probe substrate |
US7737709B2 (en) | 2000-03-17 | 2010-06-15 | Formfactor, Inc. | Methods for planarizing a semiconductor contactor |
US20020044432A1 (en) * | 2000-06-12 | 2002-04-18 | Matsushita Electric Industrial Co., Ltd. | Component mounting method and component mounting apparatus |
US6920687B2 (en) * | 2000-12-06 | 2005-07-26 | Matsushita Electric Industrial Co., Ltd. | Component mounting method employing temperature maintenance of positioning apparatus |
US7290327B2 (en) * | 2000-12-06 | 2007-11-06 | Matsushita Electric Industrial Co., Ltd. | Component mounting apparatus employing temperature maintenance of positioning accuracy |
US20050257368A1 (en) * | 2000-12-06 | 2005-11-24 | Matsushita Electric Industrial Co., Ltd. | Component mounting method and component mounting apparatus employing temperature maintenance of positioning accuracy |
US7296727B2 (en) * | 2001-06-27 | 2007-11-20 | Matsushita Electric Industrial Co., Ltd. | Apparatus and method for mounting electronic components |
US20050098610A1 (en) * | 2001-06-27 | 2005-05-12 | Shunji Onobori | Apparatus and method for mounting electronic components |
US20120329211A1 (en) * | 2003-09-19 | 2012-12-27 | Hiroshi Maki | Fabrication method of semiconductor integrated circuit device |
US8640943B2 (en) * | 2003-09-19 | 2014-02-04 | Renesas Electronics Corporation | Fabrication method of semiconductor integrated circuit device |
US20080086873A1 (en) * | 2006-10-11 | 2008-04-17 | Juki Corporation | Method and apparatus for mounting electronic part |
US20100224674A1 (en) * | 2009-03-04 | 2010-09-09 | Abb Research Ltd. | Fixture apparatus for low-temperature and low-pressure sintering |
US7845543B1 (en) * | 2009-11-17 | 2010-12-07 | Asm Assembly Automation Ltd | Apparatus and method for bonding multiple dice |
Also Published As
Publication number | Publication date |
---|---|
US6240634B1 (en) | 2001-06-05 |
JP2997231B2 (en) | 2000-01-11 |
US6006426A (en) | 1999-12-28 |
JPH1187608A (en) | 1999-03-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6122823A (en) | Apparatus to produce a multichip package module in which rough-pitch and fine-pitch chips are mounted on a board | |
US6214642B1 (en) | Area array stud bump flip chip device and assembly process | |
US6184463B1 (en) | Integrated circuit package for flip chip | |
JP3597754B2 (en) | Semiconductor device and manufacturing method thereof | |
US6969636B1 (en) | Semiconductor package with stress inhibiting intermediate mounting substrate | |
US5724230A (en) | Flexible laminate module including spacers embedded in an adhesive | |
US20050163982A1 (en) | Circuit substrate for packaging semiconductor device, method for producing the same, and method for producing semiconductor device package structure using the same | |
US20020072152A1 (en) | Semiconductor package and semiconductor package fabrication method | |
EP0520841A1 (en) | Composite flip chip semi-conductor device and method for making and burning-in the same | |
WO1998028954A2 (en) | Semiconductor packages interconnectably mounted on underlying substrates and methods of producing same | |
US20030042618A1 (en) | Semiconductor device and a method of manufacturing the same | |
US20050093180A1 (en) | Chip scale packaged semiconductor device | |
JP2000332055A (en) | Flip-chip mounting structure and mounting method | |
US20050196901A1 (en) | Device mounting method and device transport apparatus | |
US6797530B2 (en) | Semiconductor device-manufacturing method for manufacturing semiconductor devices with improved heat radiating efficiency and similar in size to semiconductor elements | |
US6649833B1 (en) | Negative volume expansion lead-free electrical connection | |
JP2002026071A (en) | Semiconductor device and its manufacturing method, circuit board, and electronic equipment | |
JP2001135779A (en) | Method for manufacturing semiconductor device | |
JPH11274227A (en) | Method and device for mounting semiconductor chip | |
JPH10189655A (en) | Wiring board, semiconductor device and mounting of electronic component | |
JPH0236556A (en) | Pin grid array and mounting of semiconductor element | |
JPH07106466A (en) | Printed-wiring board for mounting of multichip module | |
JPH07326710A (en) | Semiconductor packaging structure | |
JP3951407B2 (en) | Manufacturing method of semiconductor chip mounting member and manufacturing method of semiconductor device | |
JP3019899B2 (en) | Manufacturing method of multi-chip module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |