US6225838B1 - Integrated circuit buffers having reduced power consumption requirements - Google Patents

Integrated circuit buffers having reduced power consumption requirements Download PDF

Info

Publication number
US6225838B1
US6225838B1 US09/395,650 US39565099A US6225838B1 US 6225838 B1 US6225838 B1 US 6225838B1 US 39565099 A US39565099 A US 39565099A US 6225838 B1 US6225838 B1 US 6225838B1
Authority
US
United States
Prior art keywords
transistor
electrically connected
integrated circuit
pull
diode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/395,650
Inventor
Jae-Yup Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, JAE-YUP
Application granted granted Critical
Publication of US6225838B1 publication Critical patent/US6225838B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Definitions

  • the present invention relates to integrated circuit devices, and more particularly to integrated circuit buffers.
  • Systems embodying integrated circuit devices frequently include a plurality of large scale integration (LSI) devices that operate at different power supply voltages. Because such devices are frequently electrically interconnected, input buffers are frequently provided within these devices to perform level-shifting operations. For example, input buffers may be provided within these devices to convert signals generated by LSI devices operating at TTL power supply voltages (e.g., 5 volts) into signals that are compatible with LSI devices operating at CMOS power supply voltages (e.g., 3.3 volts).
  • TTL power supply voltages e.g., 5 volts
  • CMOS power supply voltages e.g., 3.3 volts
  • FIG. 1 A block diagram of a conventional integrated circuit device having LSI devices therein that operate at different supply voltages is illustrated by FIG. 1 . In particular, FIG.
  • FIG. 1 illustrates a first LSI device 10 that operates at a power supply voltage level of 5 volts and a second LSI device 12 that operates at a power supply voltage level of 3.3 volts and receives data from the first LSI device 10 .
  • U.S. Pat. Nos. 5,654,664 to Park et al. and 5,543,733 to Mattos et al. also disclose conventional buffer circuits.
  • the buffer circuit 18 receives input data at an input pad 14 and generates output data to an output pad 16 .
  • An input pass transistor MN 1 e.g., NMOS transistor
  • An input pass transistor MN 1 is electrically connected in series (source-to-drain) between the input pad 14 and an input node 15 of an inverter comprising a PMOS pull-up transistor MP 1 and an NMOS pull-down transistor MN 2 .
  • the magnitude of the largest logic 1 signal at the input node 15 will be equal to V DDL ⁇ Vth MN1 , where Vth MN1 is the threshold voltage of the input pass transistor MN 1 .
  • the input buffer circuit 18 can be used to level shift TTL level signals (e.g., 5 volts) to CMOS level signals (e.g., 3.3 volts).
  • TTL level signals e.g., 5 volts
  • CMOS level signals e.g., 3.3 volts.
  • leakage current will flow from the power supply signal line V DDL to the ground reference signal line V ss when a logic 1 level signal is present at the input node 15 . This leakage current will increase the static power consumption requirements of the buffer circuit.
  • the magnitude of this leakage current is generally a direct function of the magnitude of the negative gate-to-source voltage across the PMOS pull-up transistor MP 1 .
  • the gate-to-source voltage across the PMOS pull-up transistor MP 1 may have a negative value of ⁇ Vth MN1 when a logic 1 signal is present at the input node 15 , the PMOS pull-up transistor MP 1 may be turned on slightly whenever the output pad 16 is being pulled down to a logic 0 level by the NMOS pull-down transistor MN 2 .
  • the buffer circuit 24 receives input data at an input pad 20 and generates output data to an output pad 22 .
  • An input pass transistor MN 3 e.g., NMOS transistor
  • An input pass transistor MN 3 is electrically connected in series (source-to-drain) between the input pad 20 and an input node of an inverter comprising a PMOS pull-up transistor MP 2 and an NMOS pull-down transistor MN 4 .
  • an inverter comprising a PMOS pull-up transistor MP 2 and an NMOS pull-down transistor MN 4 .
  • integrated circuit buffers that include an inverter and a power supply control circuit that selectively powers the inverter at a first potential (e.g., V DDL ⁇ ) when the output of the inverter is at a first logic level (e.g., logic 0) and at a second higher potential (e.g., V DDL ) when the output of the inverter is at a second logic level (e.g., logic 1) opposite the first logic level.
  • an integrated circuit buffer includes an inverter configured as a PMOS pull-up transistor having a gate electrode electrically coupled to an input node and a drain electrode electrically coupled to an output node, and an NMOS pull-down transistor having a gate electrode electrically coupled to the input node and a drain electrode electrically coupled to the output node.
  • a diode and switch are also provided to perform the selective powering operation. The diode is provided to reduce the magnitude of the power supply signal the inverter receives when the PMOS pull-up transistor is inactive (thereby reducing the leakage current through the PMOS pull-up transistor) and the switch is provided to bypass the diode when PMOS pull-up transistor is active.
  • the diode has a cathode electrically connected to a source electrode of the PMOS pull-up transistor and an anode electrically connected to a power supply signal line (e.g., V DDL ).
  • a power supply signal line e.g., V DDL
  • the switch can be closed to bypass the diode by electrically connecting the source electrode of the PMOS pull-up transistor directly to the power supply signal line when the output node reaches a first logic potential (e.g., logic 1).
  • the switch is opened when the output node is pulled down to a second logic potential (e.g., logic 0).
  • a resistor or diode is also preferably connected in series between a source of the NMOS pull-down transistor and a reference signal line (e.g., Vss).
  • a NMOS pass transistor is also preferably provided in series between an input terminal of the buffer and the input node of the inverter. This NMOS pass transistor performs a level-shifting operation so that the buffer, which may be powered at CMOS power supply levels, may reliably receive signals at higher TTL levels, for example.
  • FIG. 1 is a block diagram of a conventional integrated circuit device having LSI devices therein that operate at different supply voltage levels.
  • FIG. 2 is an electrical schematic of a conventional input buffer.
  • FIG. 3 is another electrical schematic of a conventional input buffer.
  • FIG. 4 is an electrical schematic of an input buffer according to a first embodiment of the present invention.
  • FIG. 5 is an electrical schematic of an input buffer according to a second embodiment of the present invention.
  • the buffer 100 includes an inverter stage comprising a PMOS pull-up transistor MP 10 and an NMOS pull-down transistor MN 12 .
  • the drains of the PMOS pull-up transistor MP 10 and NMOS pull-down transistor MN 12 are electrically connected together and to an output node and output terminal 104 .
  • the gate electrodes of the PMOS pull-up transistor MP 10 and NMOS pull-down transistor MN 12 are also electrically connected together at an input node 103 .
  • Other inverter circuits may also be used.
  • An input pass transistor MN 10 is also provided to perform a level shifting operation.
  • the input pass transistor MN 10 is electrically connected in series between the input node 103 and an input terminal 102 .
  • the gate electrode of the input pass transistor MN 10 is electrically connected to a power supply signal line V DDL which may receive a CMOS power supply voltage of 3.3 volts, for example.
  • V DDL power supply signal line
  • a logic 1 input signal at a TTL level (e.g., 5 volts) at the input terminal 102 will be passed to the input node 103 as a logic 1 signal having a magnitude of V DDL ⁇ Vth MN10 , where Vth MN10 is the threshold voltage of the input pass transistor MN 10 .
  • this logic 1 signal causes the PMOS pull-up transistor MP 10 to turn off and the NMOS pull-down transistor MN 12 to turn on and thereby pull the output terminal 104 to a logic 0 level.
  • the leakage current through the PMOS pull-up transistor MP 10 can be lowered by reducing the magnitude of the positive voltage across the source-to-gate junction of the PMOS pull-up transistor MP 10 when a logic 1 input signal is received at the input terminal 103 .
  • This reduction in source-to-gate voltage is preferably achieved through use of a diode D 1 that is electrically connected in series between the power supply signal line V DDL and the source of the PMOS pull-up transistor MP 10 .
  • This diode D 1 will operate to reduce the voltage at the source of the PMOS pull-up transistor to a level equal to V DDL ⁇ V D1 , where V D1 is the turn-on voltage of the diode.
  • a switch SW is preferably provided so that the voltage drop associated with the diode D 1 is not present when the PMOS pull-up transistor is turned on in response to a logic 0 input signal at the input node 103 .
  • the switch SW becomes closed once a logic 1 signal is established at the output node of the inverter.
  • the turn on of the switch SW enables the PMOS pull-up transistor MP 10 to pull the output node to a full logic 1 level equal to V DDL .
  • This switch SW may comprise a PMOS transistor having a source electrode electrically connected to the source electrode of the PMOS pull-up transistor MP 10 and a drain electrode electrically connected to the power supply signal line V DDL . As illustrated by FIG.
  • an inverter 150 may also be provided in series between the output terminal 104 and the gate electrode of the PMOS transistor acting as a switch.
  • a resistor R is preferably provided in the pull-down path (i.e., between a source of the NMOS pull-down transistor MN 12 and a reference signal line Vss). The value of the resistor R is preferably set at a level equal to the on-state resistance of the diode D 1 .
  • FIG. 5 another embodiment of an integrated circuit buffer 200 according to the present invention is illustrated.
  • This buffer 200 is similar to the buffer 100 of FIG. 4, however, the diode D 1 in FIG. 4 has been replaced by a PMOS transistor MP 11 and the switch SW in FIG. 4 has been provided as a PMOS transistor MP 12 .
  • the resistor R in FIG. 4 has been replaced by an NMOS transistor MN 18 which is connected to operate as a resistor. Accordingly, the diode D 1 and switch SW of FIG. 4 or the PMOS transistors MP 11 and MP 12 of FIG.
  • V DDL ⁇ a first potential
  • V DDL ⁇ a second potential

Abstract

Integrated circuit buffers include an inverter and a circuit that selectively powers the inverter at a first potential (e.g., VDDL−α) when the output of the inverter is at a first logic level (e.g., logic 0) and at a second higher potential (e.g., VDDL) when the output of the inverter is at a second logic level (e.g., logic 1) opposite the first logic level. The integrated circuit buffer may include an inverter configured as a PMOS pull-up transistor having a gate electrode electrically coupled to an input node (IN) and a drain electrode electrically coupled to an output node (OUT), and an NMOS pull-down transistor having a gate electrode electrically coupled to the input node and a drain electrode electrically coupled to the output node. A diode and switch are also provided to perform the selective powering operation. The diode is provided to reduce the magnitude of the power supply signal the inverter receives when the PMOS pull-up transistor is inactive (thereby reducing the leakage current through the PMOS pull-up transistor) and the switch is provided to bypass the diode when PMOS pull-up transistor is active.

Description

RELATED APPLICATION
This application is related to Korean Application No. 98-39099, filed Sep. 21, 1999, the disclosure of which is hereby incorporated herein by reference.
1. Field of the Invention
The present invention relates to integrated circuit devices, and more particularly to integrated circuit buffers.
2. Background of the Invention
Systems embodying integrated circuit devices frequently include a plurality of large scale integration (LSI) devices that operate at different power supply voltages. Because such devices are frequently electrically interconnected, input buffers are frequently provided within these devices to perform level-shifting operations. For example, input buffers may be provided within these devices to convert signals generated by LSI devices operating at TTL power supply voltages (e.g., 5 volts) into signals that are compatible with LSI devices operating at CMOS power supply voltages (e.g., 3.3 volts). A block diagram of a conventional integrated circuit device having LSI devices therein that operate at different supply voltages is illustrated by FIG. 1. In particular, FIG. 1 illustrates a first LSI device 10 that operates at a power supply voltage level of 5 volts and a second LSI device 12 that operates at a power supply voltage level of 3.3 volts and receives data from the first LSI device 10. U.S. Pat. Nos. 5,654,664 to Park et al. and 5,543,733 to Mattos et al. also disclose conventional buffer circuits.
Referring now to FIG. 2, a conventional input buffer circuit 18 will be described. As illustrated, the buffer circuit 18 receives input data at an input pad 14 and generates output data to an output pad 16. An input pass transistor MN1 (e.g., NMOS transistor) is electrically connected in series (source-to-drain) between the input pad 14 and an input node 15 of an inverter comprising a PMOS pull-up transistor MP1 and an NMOS pull-down transistor MN2. A CMOS power supply voltage VDDL of 3.3 volts, for example, may be provided to the gate electrode of the input pass transistor MN1. As will be understood by those skilled in the art, the magnitude of the largest logic 1 signal at the input node 15 will be equal to VDDL−VthMN1, where VthMN1 is the threshold voltage of the input pass transistor MN1. Accordingly, the input buffer circuit 18 can be used to level shift TTL level signals (e.g., 5 volts) to CMOS level signals (e.g., 3.3 volts). Unfortunately, as illustrated by the downward arrow, leakage current will flow from the power supply signal line VDDL to the ground reference signal line Vss when a logic 1 level signal is present at the input node 15. This leakage current will increase the static power consumption requirements of the buffer circuit. The magnitude of this leakage current is generally a direct function of the magnitude of the negative gate-to-source voltage across the PMOS pull-up transistor MP1. In particular, because the gate-to-source voltage across the PMOS pull-up transistor MP1 may have a negative value of −VthMN1 when a logic 1 signal is present at the input node 15, the PMOS pull-up transistor MP1 may be turned on slightly whenever the output pad 16 is being pulled down to a logic 0 level by the NMOS pull-down transistor MN2.
Referring now to FIG. 3, another conventional input buffer circuit 24 will be described. The buffer circuit 24 receives input data at an input pad 20 and generates output data to an output pad 22. An input pass transistor MN3 (e.g., NMOS transistor) is electrically connected in series (source-to-drain) between the input pad 20 and an input node of an inverter comprising a PMOS pull-up transistor MP2 and an NMOS pull-down transistor MN4. To reduce static leakage currents when the NMOS pull-down transistor MN4 is turned on to pull down the output pad 22 to a logic 0 level, the input node is pulled up to VDDL by the PMOS pull-up transistor MP3. This operates to reduce the magnitude of the negative gate-to-source voltage across the PMOS pull-up transistor MP2 and thereby reduce static leakage currents. Unfortunately, when the input pad 20 is being driven from a logic 0 level to a logic 1 TTL level that is greater than VDDL, some driving current may be transferred to the CMOS power supply signal line VDDL, along the current path illustrated by the arrow. If this driving current is present, the fan-out capability of the device (e.g., TTL LSI device 10 in FIG. 1) providing the input signal may be reduced.
Thus, notwithstanding the above-described conventional input buffers, there continues to be a need for input buffers that can perform a TTL-to-CMOS level shifting function and have reduced susceptibility to static leakage currents.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide improved integrated circuit buffers.
It is another object of the present invention to provide integrated circuit buffers that can perform TTL-to-CMOS level-shifting operations.
It is still another object of the present invention to provide integrated circuit buffers that can have reduced susceptibility to static leakage currents.
It is yet another object of the present invention to provide integrated circuit buffers that can have symmetric transfer characteristics.
These and other objects, advantages and features of the present invention are provided by integrated circuit buffers that include an inverter and a power supply control circuit that selectively powers the inverter at a first potential (e.g., VDDL−α) when the output of the inverter is at a first logic level (e.g., logic 0) and at a second higher potential (e.g., VDDL) when the output of the inverter is at a second logic level (e.g., logic 1) opposite the first logic level.
According to one embodiment of the present invention, an integrated circuit buffer is provided that includes an inverter configured as a PMOS pull-up transistor having a gate electrode electrically coupled to an input node and a drain electrode electrically coupled to an output node, and an NMOS pull-down transistor having a gate electrode electrically coupled to the input node and a drain electrode electrically coupled to the output node. A diode and switch are also provided to perform the selective powering operation. The diode is provided to reduce the magnitude of the power supply signal the inverter receives when the PMOS pull-up transistor is inactive (thereby reducing the leakage current through the PMOS pull-up transistor) and the switch is provided to bypass the diode when PMOS pull-up transistor is active. According to a preferred aspect of this embodiment, the diode has a cathode electrically connected to a source electrode of the PMOS pull-up transistor and an anode electrically connected to a power supply signal line (e.g., VDDL). During a pull-up operation, the switch can be closed to bypass the diode by electrically connecting the source electrode of the PMOS pull-up transistor directly to the power supply signal line when the output node reaches a first logic potential (e.g., logic 1). Alternatively, the switch is opened when the output node is pulled down to a second logic potential (e.g., logic 0).
In order to provide a symmetric transfer characteristic, a resistor or diode is also preferably connected in series between a source of the NMOS pull-down transistor and a reference signal line (e.g., Vss). A NMOS pass transistor is also preferably provided in series between an input terminal of the buffer and the input node of the inverter. This NMOS pass transistor performs a level-shifting operation so that the buffer, which may be powered at CMOS power supply levels, may reliably receive signals at higher TTL levels, for example.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram of a conventional integrated circuit device having LSI devices therein that operate at different supply voltage levels.
FIG. 2 is an electrical schematic of a conventional input buffer.
FIG. 3 is another electrical schematic of a conventional input buffer.
FIG. 4 is an electrical schematic of an input buffer according to a first embodiment of the present invention.
FIG. 5 is an electrical schematic of an input buffer according to a second embodiment of the present invention.
DESCRIPTION OF PREFERRED EMBODIMENTS
The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout and signal lines and signals thereon may be referred to by the same reference symbols.
Referring now to FIG. 4, a preferred integrated circuit buffer 100 according to a first embodiment of the present invention will be described. As illustrated, the buffer 100 includes an inverter stage comprising a PMOS pull-up transistor MP10 and an NMOS pull-down transistor MN12. The drains of the PMOS pull-up transistor MP10 and NMOS pull-down transistor MN12 are electrically connected together and to an output node and output terminal 104. The gate electrodes of the PMOS pull-up transistor MP10 and NMOS pull-down transistor MN12 are also electrically connected together at an input node 103. Other inverter circuits may also be used. An input pass transistor MN10 is also provided to perform a level shifting operation. As illustrated, the input pass transistor MN10 is electrically connected in series between the input node 103 and an input terminal 102. The gate electrode of the input pass transistor MN10 is electrically connected to a power supply signal line VDDL which may receive a CMOS power supply voltage of 3.3 volts, for example. Accordingly, a logic 1 input signal at a TTL level (e.g., 5 volts) at the input terminal 102 will be passed to the input node 103 as a logic 1 signal having a magnitude of VDDL−VthMN10, where VthMN10 is the threshold voltage of the input pass transistor MN10. As will be understood by those skilled in the art, this logic 1 signal causes the PMOS pull-up transistor MP10 to turn off and the NMOS pull-down transistor MN12 to turn on and thereby pull the output terminal 104 to a logic 0 level.
According to a preferred aspect of the invention, the leakage current through the PMOS pull-up transistor MP10 can be lowered by reducing the magnitude of the positive voltage across the source-to-gate junction of the PMOS pull-up transistor MP10 when a logic 1 input signal is received at the input terminal 103. This reduction in source-to-gate voltage is preferably achieved through use of a diode D1 that is electrically connected in series between the power supply signal line VDDL and the source of the PMOS pull-up transistor MP10. This diode D1 will operate to reduce the voltage at the source of the PMOS pull-up transistor to a level equal to VDDL−VD1, where VD1 is the turn-on voltage of the diode.
In addition, a switch SW is preferably provided so that the voltage drop associated with the diode D1 is not present when the PMOS pull-up transistor is turned on in response to a logic 0 input signal at the input node 103. In particular, the switch SW becomes closed once a logic 1 signal is established at the output node of the inverter. Here, the turn on of the switch SW enables the PMOS pull-up transistor MP10 to pull the output node to a full logic 1 level equal to VDDL. This switch SW may comprise a PMOS transistor having a source electrode electrically connected to the source electrode of the PMOS pull-up transistor MP10 and a drain electrode electrically connected to the power supply signal line VDDL. As illustrated by FIG. 5, an inverter 150 may also be provided in series between the output terminal 104 and the gate electrode of the PMOS transistor acting as a switch. Moreover, because the presence of the diode D1 in the pull-up path will operate to offset or distort the symmetry of the DC transfer characteristics of the inverter, a resistor R is preferably provided in the pull-down path (i.e., between a source of the NMOS pull-down transistor MN12 and a reference signal line Vss). The value of the resistor R is preferably set at a level equal to the on-state resistance of the diode D1.
Referring now to FIG. 5, another embodiment of an integrated circuit buffer 200 according to the present invention is illustrated. This buffer 200 is similar to the buffer 100 of FIG. 4, however, the diode D1 in FIG. 4 has been replaced by a PMOS transistor MP11 and the switch SW in FIG. 4 has been provided as a PMOS transistor MP12. In addition the resistor R in FIG. 4 has been replaced by an NMOS transistor MN18 which is connected to operate as a resistor. Accordingly, the diode D1 and switch SW of FIG. 4 or the PMOS transistors MP11 and MP12 of FIG. 5 operate as a power supply control circuit that selectively powers the source electrode of said PMOS pull-up transistor MP10 at a first potential (e.g., VDDL−α) when the output node is at a logic 0 potential and at a second potential (e.g., VDDL) when the output node is at a logic 1 potential. Here, “α” may represent the turn-on voltage of the diode D1 or PMOS transistor MN11.
In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Claims (14)

That which is claimed is:
1. An integrated circuit buffer, comprising:
a PMOS pull-up transistor having a gate electrode electrically coupled to an input node and a drain electrode electrically coupled to an output node;
an NMOS pull-down transistor having a gate electrode electrically coupled to the input node and a drain electrode electrically coupled to the output node;
a diode having a cathode electrically connected to a source electrode of said PMOS pull-up transistor and an anode electrically connected to a power supply signal line; and
a switch that is closed to bypass said diode by electrically connecting the source electrode of said PMOS pull-up transistor to the power supply signal line when the output node is at a first logic potential and open when the output node is at a second logic potential opposite the first logic potential.
2. The integrated circuit buffer of claim 1, wherein said switch comprises a field effect transistor having a gate electrode electrically connected to the output node.
3. The integrated circuit buffer of claim 2, wherein said switch comprises an NMOS transistor having a gate electrode electrically connected to the output node, a source electrode electrically connected to the source electrode of said PMOS pull-up transistor, and a drain electrode electrically connected to the power supply signal line.
4. The integrated circuit buffer of claim 1, wherein said diode is selected from the group consisting of junction diodes and field effect transistors.
5. The integrated circuit buffer of claim 1, further comprising a resistor electrically connected in series between a source of said NMOS pull-down transistor and a reference signal line.
6. The integrated circuit buffer of claim 1, further comprising a second diode having an anode electrically connected to a source of said NMOS pull-down transistor and a cathode electrically connected to a reference signal line.
7. The integrated circuit buffer of claim 1, further comprising:
an input terminal; and
a pass transistor electrically connected in series between said input terminal and the input node.
8. The integrated circuit buffer of claim 7, wherein said pass transistor comprises an NMOS transistor having a gate electrode electrically connected to the power supply signal line.
9. An integrated circuit buffer, comprising:
a PMOS pull-up transistor having a gate electrode electrically coupled to an input node and a drain electrode electrically coupled to an output node;
an NMOS pull-down transistor having a gate electrode electrically coupled to the input node and a drain electrode electrically coupled to the output node;
a diode having a cathode electrically connected to the source electrode of said PMOS pull-up transistor and an anode electrically connected to a power supply signal line;
a PMOS switch transistor having a source electrode electrically connected to the cathode of said diode and a drain electrode electrically connected to the anode of said diode; and
an inverter having an input electrically connected to the output node and an output electrically connected to a gate electrode of said PMOS switch transistor.
10. The integrated circuit buffer of claim 9, wherein said diode is selected from the group consisting of junction diodes and field effect transistors.
11. The integrated circuit buffer of claim 10 further comprising a resistor electrically connected in series between a source of said NMOS pull-down transistor and a reference signal line.
12. The integrated circuit buffer of claim 10 further comprising a second diode having an anode electrically connected to a source of said NMOS pull-down transistor and a cathode electrically connected to a reference signal line.
13. The, integrated circuit buffer of claim 9, further comprising:
an input terminal; and
a pass transistor electrically connected in series between said input terminal and the input node.
14. The integrated circuit buffer of claim 13, wherein said pass transistor comprises an NMOS transistor having a gate electrode electrically connected to the power supply signal line.
US09/395,650 1998-09-21 1999-09-14 Integrated circuit buffers having reduced power consumption requirements Expired - Fee Related US6225838B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR98-39099 1998-09-21
KR1019980039099A KR100308208B1 (en) 1998-09-21 1998-09-21 Input circuit of semiconductor integrated circuit device

Publications (1)

Publication Number Publication Date
US6225838B1 true US6225838B1 (en) 2001-05-01

Family

ID=19551389

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/395,650 Expired - Fee Related US6225838B1 (en) 1998-09-21 1999-09-14 Integrated circuit buffers having reduced power consumption requirements

Country Status (2)

Country Link
US (1) US6225838B1 (en)
KR (1) KR100308208B1 (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6788586B2 (en) * 2001-06-01 2004-09-07 Stmicroelectronics S.R.L. Output buffer for a nonvolatile memory with output signal switching noise reduction, and nonvolatile memory comprising the same
US20050104571A1 (en) * 2003-11-13 2005-05-19 Hynix Semiconductor Inc. Power-up signal generating circuit
US20060017470A1 (en) * 2004-07-21 2006-01-26 Park Sung K Low power high performance inverter circuit
US20060055450A1 (en) * 2004-09-13 2006-03-16 Richard Gu Charge pump output device with leakage cancellation
US20080001628A1 (en) * 2006-06-28 2008-01-03 Elpida Memory Inc Level conversion circuit
US7362126B1 (en) * 2005-08-17 2008-04-22 National Semiconductor Corporation Floating CMOS input circuit that does not draw DC current
US7504861B2 (en) 2003-11-20 2009-03-17 Transpacific Ip, Ltd. Input stage for mixed-voltage-tolerant buffer with reduced leakage
US20090278590A1 (en) * 2008-05-08 2009-11-12 Novatek Microelectronics Corp. Power sequence control circuit, and gate driver and lcd panel having the same
US20110006810A1 (en) * 2008-02-06 2011-01-13 Nxp B.V. Low-swing cmos input circuit
CN103997197A (en) * 2013-02-15 2014-08-20 快捷半导体(苏州)有限公司 Protective member, system and method
TWI666873B (en) * 2018-01-12 2019-07-21 立積電子股份有限公司 Integrated circuit and transmission circuit thereof
CN112119591A (en) * 2018-03-19 2020-12-22 南洋理工大学 Circuit arrangement and method for forming the same
US11411561B2 (en) * 2018-10-24 2022-08-09 Sony Semiconductor Solutions Corporation Semiconductor circuit and semiconductor system

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4475050A (en) * 1981-12-21 1984-10-02 Motorola, Inc. TTL To CMOS input buffer
US4532439A (en) * 1982-09-13 1985-07-30 Tokyo Shibaura Denki Kabushiki Kaisha Mosfet logical circuit with increased noise margin
US4800303A (en) * 1987-05-19 1989-01-24 Gazelle Microcircuits, Inc. TTL compatible output buffer
US5087841A (en) 1990-04-09 1992-02-11 National Semiconductor Corporation TTL to CMOS translating circuits without static current
US5216299A (en) 1992-02-13 1993-06-01 Standard Microsystems Corporation Low power noise rejecting TTL to CMOS input buffer
US5268599A (en) * 1990-09-27 1993-12-07 Kabushiki Kaisha Toshiba TTL to CMOS input buffer using CMOS structure
US5300835A (en) 1993-02-10 1994-04-05 Cirrus Logic, Inc. CMOS low power mixed voltage bidirectional I/O buffer
US5304867A (en) * 1991-12-12 1994-04-19 At&T Bell Laboratories CMOS input buffer with high speed and low power
US5467044A (en) 1994-11-28 1995-11-14 Analog Devices, Inc. CMOS input circuit with improved supply voltage rejection
US5495185A (en) * 1992-03-18 1996-02-27 Kabushiki Kaisha Toshiba CMOS level conversion circuit with input protection
US5543733A (en) 1995-06-26 1996-08-06 Vlsi Technology, Inc. High voltage tolerant CMOS input/output circuit
US5654664A (en) 1995-07-22 1997-08-05 Lg Semicon Co., Ltd. Input buffer circuit for a semiconductor memory
US5736869A (en) 1996-05-16 1998-04-07 Lsi Logic Corporation Output driver with level shifting and voltage protection
US5786720A (en) 1994-09-22 1998-07-28 Lsi Logic Corporation 5 volt CMOS driver circuit for driving 3.3 volt line
US5844425A (en) 1996-07-19 1998-12-01 Quality Semiconductor, Inc. CMOS tristate output buffer with having overvoltage protection and increased stability against bus voltage variations
US5986443A (en) * 1996-12-30 1999-11-16 Lg Semicon Co., Ltd. Low power required input buffer
US6091265A (en) * 1998-02-20 2000-07-18 Sun Microsystems, Inc. Low voltage CMOS input buffer with undershoot/overshoot protection

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4475050A (en) * 1981-12-21 1984-10-02 Motorola, Inc. TTL To CMOS input buffer
US4532439A (en) * 1982-09-13 1985-07-30 Tokyo Shibaura Denki Kabushiki Kaisha Mosfet logical circuit with increased noise margin
US4800303A (en) * 1987-05-19 1989-01-24 Gazelle Microcircuits, Inc. TTL compatible output buffer
US5087841A (en) 1990-04-09 1992-02-11 National Semiconductor Corporation TTL to CMOS translating circuits without static current
US5268599A (en) * 1990-09-27 1993-12-07 Kabushiki Kaisha Toshiba TTL to CMOS input buffer using CMOS structure
US5304867A (en) * 1991-12-12 1994-04-19 At&T Bell Laboratories CMOS input buffer with high speed and low power
US5216299A (en) 1992-02-13 1993-06-01 Standard Microsystems Corporation Low power noise rejecting TTL to CMOS input buffer
US5495185A (en) * 1992-03-18 1996-02-27 Kabushiki Kaisha Toshiba CMOS level conversion circuit with input protection
US5300835A (en) 1993-02-10 1994-04-05 Cirrus Logic, Inc. CMOS low power mixed voltage bidirectional I/O buffer
US5786720A (en) 1994-09-22 1998-07-28 Lsi Logic Corporation 5 volt CMOS driver circuit for driving 3.3 volt line
US5467044A (en) 1994-11-28 1995-11-14 Analog Devices, Inc. CMOS input circuit with improved supply voltage rejection
US5543733A (en) 1995-06-26 1996-08-06 Vlsi Technology, Inc. High voltage tolerant CMOS input/output circuit
US5654664A (en) 1995-07-22 1997-08-05 Lg Semicon Co., Ltd. Input buffer circuit for a semiconductor memory
US5736869A (en) 1996-05-16 1998-04-07 Lsi Logic Corporation Output driver with level shifting and voltage protection
US5844425A (en) 1996-07-19 1998-12-01 Quality Semiconductor, Inc. CMOS tristate output buffer with having overvoltage protection and increased stability against bus voltage variations
US5986443A (en) * 1996-12-30 1999-11-16 Lg Semicon Co., Ltd. Low power required input buffer
US6091265A (en) * 1998-02-20 2000-07-18 Sun Microsystems, Inc. Low voltage CMOS input buffer with undershoot/overshoot protection

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6788586B2 (en) * 2001-06-01 2004-09-07 Stmicroelectronics S.R.L. Output buffer for a nonvolatile memory with output signal switching noise reduction, and nonvolatile memory comprising the same
US20050104571A1 (en) * 2003-11-13 2005-05-19 Hynix Semiconductor Inc. Power-up signal generating circuit
US7504861B2 (en) 2003-11-20 2009-03-17 Transpacific Ip, Ltd. Input stage for mixed-voltage-tolerant buffer with reduced leakage
US20090195269A1 (en) * 2003-11-20 2009-08-06 Che-Hao Chuang Input stage for mixed-voltage-tolerant buffer with reduced leakage
US7969190B2 (en) 2003-11-20 2011-06-28 Che-Hao Chuang Input stage for mixed-voltage-tolerant buffer with reduced leakage
US20060017470A1 (en) * 2004-07-21 2006-01-26 Park Sung K Low power high performance inverter circuit
US7176722B2 (en) * 2004-07-21 2007-02-13 Hynix Semiconductor Inc. Low power high performance inverter circuit
US20060055450A1 (en) * 2004-09-13 2006-03-16 Richard Gu Charge pump output device with leakage cancellation
US7157962B2 (en) * 2004-09-13 2007-01-02 Texas Instruments Incorporated Charge pump output device with leakage cancellation
US7362126B1 (en) * 2005-08-17 2008-04-22 National Semiconductor Corporation Floating CMOS input circuit that does not draw DC current
US20080001628A1 (en) * 2006-06-28 2008-01-03 Elpida Memory Inc Level conversion circuit
US7969191B2 (en) 2008-02-06 2011-06-28 Synopsys, Inc. Low-swing CMOS input circuit
US20110006810A1 (en) * 2008-02-06 2011-01-13 Nxp B.V. Low-swing cmos input circuit
US20090278590A1 (en) * 2008-05-08 2009-11-12 Novatek Microelectronics Corp. Power sequence control circuit, and gate driver and lcd panel having the same
US8599182B2 (en) * 2008-05-08 2013-12-03 Novatek Microelectronics Corp. Power sequence control circuit, and gate driver and LCD panel having the same
CN103997197A (en) * 2013-02-15 2014-08-20 快捷半导体(苏州)有限公司 Protective member, system and method
US20140232454A1 (en) * 2013-02-15 2014-08-21 Fairchild Semiconductor Corporation Power supply protection system
US9337728B2 (en) * 2013-02-15 2016-05-10 Fairchild Semiconductor Corporation Power supply protection system
TWI571031B (en) * 2013-02-15 2017-02-11 費爾契德半導體公司 Protection device, system and method for maintaining steady output on gate driver terminal
CN103997197B (en) * 2013-02-15 2017-08-25 快捷半导体(苏州)有限公司 Protection device, system and method
TWI666873B (en) * 2018-01-12 2019-07-21 立積電子股份有限公司 Integrated circuit and transmission circuit thereof
US10636752B2 (en) 2018-01-12 2020-04-28 Richwave Technology Corp. Integrated circuit and transmission circuit thereof
CN112119591A (en) * 2018-03-19 2020-12-22 南洋理工大学 Circuit arrangement and method for forming the same
US11411561B2 (en) * 2018-10-24 2022-08-09 Sony Semiconductor Solutions Corporation Semiconductor circuit and semiconductor system

Also Published As

Publication number Publication date
KR20000020484A (en) 2000-04-15
KR100308208B1 (en) 2001-11-30

Similar Documents

Publication Publication Date Title
US6768368B2 (en) Level shifter circuit and semiconductor device including the same
EP0621694B1 (en) Low power interface circuit
US4501978A (en) Level shift interface circuit
US7176741B2 (en) Level shift circuit
US5831449A (en) Output circuit for use in a semiconductor integrated circuit
JPH06260906A (en) Voltage converter
US5764077A (en) 5 volt tolerant I/O buffer circuit
US5546022A (en) Static logic circuit with improved output signal levels
US6225838B1 (en) Integrated circuit buffers having reduced power consumption requirements
JPH069337B2 (en) Electric circuit using metal semiconductor field effect transistor
KR19990077697A (en) Reduced voltage input/reduced voltage output tri-state buffer and methods therefor
KR100218336B1 (en) Level shifter
US6819159B1 (en) Level shifter circuit
EP0351820B1 (en) Output circuit
US20040207450A1 (en) Voltage level shifter and system mounting voltage level shifter therein
US6496054B1 (en) Control signal generator for an overvoltage-tolerant interface circuit on a low voltage process
JP2918821B2 (en) Off-chip driver circuit
US5864245A (en) Output circuit with overvoltage protection
US5408145A (en) Low power consumption and high speed NOR gate integrated circuit
US5300829A (en) BiCMOS circuit with negative VBE protection
US6236234B1 (en) High-speed low-power consumption interface circuit
US4929911A (en) Push-pull output circuit having three transistors
EP0735686B1 (en) Three-state CMOS output buffer circuit
US6501298B1 (en) Level-shifting circuitry having “low” output during disable mode
JPH0677804A (en) Output circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, JAE-YUP;REEL/FRAME:010259/0013

Effective date: 19990907

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20130501